參數(shù)資料
型號(hào): HYE18P32160ACL96
廠商: INFINEON TECHNOLOGIES AG
元件分類: 圓形連接器
英文描述: Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:11; Connector Shell Size:18; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
中文描述: 32M的同步突發(fā)的CellularRAM
文件頁數(shù): 11/53頁
文件大?。?/td> 1426K
代理商: HYE18P32160ACL96
Data Sheet
11
V2.0, 2003-12-16
HYE18P32160AC(-/L)9.6/12.5/15
32M Synchronous Burst CellularRAM
Overview
1.4
HYE18P32160AC(-/L)9.6/12.5/15 Ball Definition and Description
Table 2
Ball
CLK
Ball Description - HYE18P32160AC(-/L)9.6/12.5/15
Type
Detailed Function
Input
Clock Signal
In synchronous burst mode, address and command inputs and data are referenced to
CLK. In asynchronous SRAM-type mode the clock signal is ignored. During write
accesses in NOR-Flash operation mode the CLK signal must be clamped to low.
Input
Control Register Enable
CRE set to high enables the access to the control register map. By applying the SET
CONTROL REGISTER (SCR) command (see
Table 3
) the address bus is loaded into the
selected control register.
Input
Address Valid
ADV signals in NOR-Flash and full synchronous mode that a valid address is present on
the address bus. In NOR-Flash read mode and full synchronous mode the address is
latched on the programmed clock edge while ADV is held low. In NOR-Flash write mode
ADV can be used to latch the address, but can be held low as well. In asynchronous
SRAM-type mode ADV needs to be active, it may be tied to active.
Input
Chip Select
CS enables the command decoder when low and disables it when high. When the
command decoder is disabled new commands are ignored, addresses are don’t care and
outputs are forced to high-Z. Internal operations, however, continue. For the details
please refer to the command tables in
Chapter 1.6
.
Input
Output Enable
OE controls DQ output driver. OE low drives DQ, OE high sets DQ to high-Z.
Input
Write Enable
WE set to low while CS is low initiates a write command.
Input
Upper/Lower Byte Enable
UB enables the upper byte DQ15-8 (resp. LB DQ7 … 0) during read/write operations.
UB (LB) deassertion prevents the upper (lower) byte from being driven during read or
being written.
Output
3-state
In synchronous mode, WAIT signal indicates the host system when the output data is
valid during read and when the input data should be asserted during write operation.
In asynchronous mode, the signal has to be ignored.
Input
Address Inputs
During a Control Register Set operation
by CRE access, the address inputs define the
register settings.
I/O
Data Input/Output
The DQ signals 0 to 15 form the 16-bit data bus.
Power
Supply
Power and Ground for the internal logic.
Power
Supply
Isolated Power and Ground for the output buffers to provide improved noise immunity.
No Connect
Please do not connect. Reserved for future use, i.e. E3: A21, J4: A22, see ballout in
Figure 2
on
Page 10
.
CRE
ADV
CS
OE
WE
UB, LB
WAIT
Wait State Signal
A <20:0>
DQ <15:0>
1
×
V
DD
1
×
V
SS
1
×
V
DDQ
1
×
V
SSQ
4
×
NC
Power Supply, Core
Power Supply, I/O Buffer
相關(guān)PDF資料
PDF描述
HYE18P32160AC-125 M39012 MIL RF CONNECTOR
HYE18P32160AC-15 M39012 MIL RF CONNECTOR
HYE18P32161AC-85 32M Asynchronous/Page CellularRAM
HYE18P32161AC 32M Asynchronous/Page CellularRAM
HYE18P32161ACL70 JT 23C 21#20 2#16 SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYE18P32161AC 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM
HYE18P32161AC-70 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM
HYE18P32161AC-85 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM
HYE18P32161ACL70 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM
HYE18P32161ACL85 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM