參數(shù)資料
型號: IA88C00-PLC68I-R-01
廠商: Innovasic Semiconductor
文件頁數(shù): 18/80頁
文件大?。?/td> 0K
描述: IC MCU 8BIT 20MHZ 68PLCC
標(biāo)準(zhǔn)包裝: 285
芯體尺寸: 8-位
速度: 20MHz
連通性: EBI/EMI,UART/USART
外圍設(shè)備: DMA,WDT
輸入/輸出數(shù): 32
程序存儲器類型: 外部程序存儲器
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-LCC(J 形引線)
包裝: 管件
IA88C00
Data Sheet
Microcontroller
As of Production Version -01
Copyright 2005
ENG 21 0 050519-00
www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 25 of 80
1.888.824.4184
When an interrupt in one of the 8 levels occurs and the corresponding mask bit is not set, the level bit of
the interrupt is set to 1. The interrupt structure contains 8 levels of interrupt, 16 vectors and 27 sources.
Interrupt priority is assigned by level and controlled by the Interrupt Priority Register (IPR)
ControlRegR255B0. Each level is masked (or enabled) according to the bits in the Interrupt Mask
Register (IMR) SystemRegR221. Each bit of the Interrupt Mask register corresponds to one of the 8
levels of interrupts, IRQ register (SystemRegR220). When the corresponding bit in the Interrupt Mask
register is set to one, that level interrupt is disabled.
Figure 18. System Mode Register (SYM), R222
Bit
7
6
5
4
3
2
1
0
Not
Used
Not
Used
Not
Used
FIS2
FSI1
FSI0
FSE
GIE
Initial Value
?
Read/Write
R/W
The Fast Interrupt Select (FSI) selects which level interrupt can be treated as a fast interrupt. Fast
Interrupt Enable (FSE), when set to 1, enables the selected level for fast interrupt. Global Interrupt Enable
(GIE), when set to 1, enables interrupts in general.
Figure 19. Halt Mode Register (HMR), R223
Bit
7
6
5
4
3
2
1
0
Not
Used
Not
Used
Not
Used
Not
Used
D3
D2
D1
D0
Initial Value
?
1
Read/Write
R/W
D3 - CPU HALT mode - Writing a zero to this bit will invoke the HALT mode upon the execution of the
WFI instruction. The UART and counters can be halted only if D3 is 0. During HALT the internal CPU
clock is disabled, and no address strobe is generated. A hardware reset sets this bit to a 1.
D2 - Disable UART - Writing a zero to the bit will disable the UART. No interrupt request will be
generated. A 1 will make the UART and its interrupt logic remain active in HALT mode. A hardware
reset forces this bit to a 1.
D1 - Disable CT1 - Similar to CT0. When the counters are cascaded, the HALT mode 32-bit counter is
determined by the logical state of D1. A hardware reset forces this bit to a 1.
D0 - Disable CT0 - Writing a zero to this bit will disable the CT0 in HALT mode. No interrupt request
will be generated in this case. A 1 will keep the CT0 active. A hardware reset forces this bit to a 1.
相關(guān)PDF資料
PDF描述
ICL232MJE IC 2DRVR/2RCVR RS232 5V 16-DIP
ICL3217EIB-T IC 5DRVR/3RCVR RS232 3V 24-SOIC
ICL3217IB-T IC 5DRVR/3RCVR RS232 3V 24-SOIC
ICL3222CPZ IC 2DRVR/2RCVR RS232 3V 18-PDIP
ICL3237EIA-T IC 5DRVR/3RCVR RS232 3V 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IA8X44 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC COMMUNICATIONS CONTROLLER
IA8X44PDW40I3 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC Communications Controller
IA8X44PDW40IR3 功能描述:IC MCU 8BIT 12MHZ 40DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng),UART,USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382
IA8X44PLC44I3 制造商:Innovasic Inc 功能描述:5 V Serial Interface SDLC Communications Controller - PLCC-44
IA8X44PLC44IR3 功能描述:IC MCU 8BIT 12MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng),UART,USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382