參數(shù)資料
型號: IA88C00-PLC68I-R-01
廠商: Innovasic Semiconductor
文件頁數(shù): 26/80頁
文件大?。?/td> 0K
描述: IC MCU 8BIT 20MHZ 68PLCC
標準包裝: 285
芯體尺寸: 8-位
速度: 20MHz
連通性: EBI/EMI,UART/USART
外圍設備: DMA,WDT
輸入/輸出數(shù): 32
程序存儲器類型: 外部程序存儲器
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-LCC(J 形引線)
包裝: 管件
IA88C00
Data Sheet
Microcontroller
As of Production Version -01
Copyright 2005
ENG 21 0 050519-00
www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 32 of 80
1.888.824.4184
D5 WDT
The Watch-Dog Timer is initially enabled by writing a 1 to D5 and retriggered on subsequent writings to
the same bit. Reset value = 0. Writing a 0 to this bit has no effect. Once a 1 is written to D5, it persists
until a hardware reset occurs.
D6, D7 WDT Time-Out
Two sets of four different time-out values can be selected, depending on the logical state of these bits.
A normal reset signal must be active low during 5 XTAL clock periods. Using the reset signal input to
recover from STOP mode requires 10 XTAL clock periods. This is so that XTAL oscillation starts up and
stabilizes, generating a good oscillator output level.
The reset pin is held low in source during WDT timer time-out to accomplish a system reset with other
peripherals of the Super8. When the reset pin is held low, the capability of sink current via the reset pin
should be considered. (See DC Characteristics.)
Figure 29. UART Transmit Control (UTC), R235 Bank 0
Bit
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Initial Value
0
1
0
Read/Write
R/W
This register cont ains the status and command bits needed to control the transmit sections of the UART.
0 - TDMAENB - Transmit DMA Enable - When this bit is set to 1, the DMA function for the UART
transmit section is enabled. If this bit is set and the Transmit Buffer Empty signal becomes true, a DMA
request is made. When the DMA channel gains control of the bus, it transfers bytes from the external
memory or the register file to the UART transmit section. A hardware reset forces this bit to 0.
D1 - TBE - Transmit Buffer Empty - This status bit is set to 1 whenever the transmit buffer is empty. It
is cleared to 0 when a data byte is written in the transmit buffer. A hardware reset forces this bit to 1.
D2 - ZC - Zero Count - This status bit is set to 1 and latched when the counter in the baud-rate generator
reaches the count of 0. This bit can be cleared to 0 by writing a 1 to this bit position. A hardware reset
forces this bit to 0.
D3 - TENB - Transmit Enable - Data is not transmitted until this bit is set to 1. When cleared to 0, the
Transmit Data pin continuously outputs 1s unless Auto-Echo mode is selected. This bit should be cleared
only after the desired transmission of data in the buffer is completed. A hardware reset forces this bit to 0.
相關PDF資料
PDF描述
ICL232MJE IC 2DRVR/2RCVR RS232 5V 16-DIP
ICL3217EIB-T IC 5DRVR/3RCVR RS232 3V 24-SOIC
ICL3217IB-T IC 5DRVR/3RCVR RS232 3V 24-SOIC
ICL3222CPZ IC 2DRVR/2RCVR RS232 3V 18-PDIP
ICL3237EIA-T IC 5DRVR/3RCVR RS232 3V 28-SSOP
相關代理商/技術參數(shù)
參數(shù)描述
IA8X44 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC COMMUNICATIONS CONTROLLER
IA8X44PDW40I3 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC Communications Controller
IA8X44PDW40IR3 功能描述:IC MCU 8BIT 12MHZ 40DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標準包裝:250 系列:- 應用:網(wǎng)絡處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng),UART,USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應商設備封裝:PG-LQFP-208 其它名稱:SP000314382
IA8X44PLC44I3 制造商:Innovasic Inc 功能描述:5 V Serial Interface SDLC Communications Controller - PLCC-44
IA8X44PLC44IR3 功能描述:IC MCU 8BIT 12MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標準包裝:250 系列:- 應用:網(wǎng)絡處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng),UART,USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應商設備封裝:PG-LQFP-208 其它名稱:SP000314382