- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1923 > ICS1894KI-40LFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 40QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1894KI-40LFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 21/53頁 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 40QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PHYceiver™ |
| 類型： | PHY 收發(fā)器 |
| 規(guī)程： | MII，RMII |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 40-VFQFPN（6x6） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 800-2032-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
ICS1894-40
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
PHYCEIVER
IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
28
ICS1894-40
REV K 022412
Note 1:
Ignored if Auto negotiation is enabled.
Note 2:
CW = Command Override Write
LH = Latching High
LL = Latching Low
LMX = Latching Maximum
RO = Read Only
RW = Read/Write
RW/0 = Read/Write Zero
RW/1 = Read/Write One
SC = Self-clearing
SF = Special Functions
Note 3:
L = Latched on power-up/hardware reset
As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value to all Reserved bits.
Register
25 - Extended Control Register
25.15:12
Reserved
RW
0
25.11
Reserved
RW
0
6
25.10
Add_Bias
Disable
Enable
RW
1
25.9
TX10BIAS_SET
The normal output current of the Bias block for
10BaseT is 540uA. Changing the register can modify
the current with a step size of 5%
000: output 80% current
001: output 85% current
010: output 90% current
011: output 95% current
100: output 100% current
101: output 105% current
110: output 110% current
111: output 115% current
RW
1
25.8
0
25.7
04
25.6
TX100BIAS_SET
The normal output current of the Bias block for
100BaseTX is 180uA. Changing the register can
modify the current with a step size of 5%
000: output 80% current
001: output 85% current
010: output 90% current
011: output 95% current
100: output 100% current
101: output 105% current
110: output 110% current
111: output 115% current
RW
1
25.5
0
25.4
0
25.3
OUTDLY_CTL
This register controls the delay time of the digital
control signal for xmit_dac.
00: Longest delay time (same as original design)
01: Long delay time
10: Short delay time
11: Shortest delay time
RW
0
1
25.2
25.1
RX_SET
The output current of Bias block for RX block is
108A. The register can change the current with a
step about 16.5%
00: Output 83.5% current
01: Output 100% current
10: Output 116.5% current
11: Output 133% current
Changing this value may modify the RX block
performance
RW
0
25.0
1
Register
26 - 31 - Extended Control Register (Reserved)
Bit
Definition
When Bit = 0
When Bit = 1
Access 2
SF2
Default3
Hex
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ID82C55A | IC I/O EXPANDER 24B 40DIP |
| ID82C82 | IC DRIVER BUS OCT LATCHING 20DIP |
| ID82C86H | IC TRANSCEIVER OCT BUS 20-DIP |
| IDT5V5201DCGI | TXRX 1CH M-LVDS TO LVTTL 8-SOIC |
| IDT5V5206DCGI | TXRX 1CH M-LVDS TO LVTTL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1894KI-43LFT | 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 40QFN |
| ICS200 | 制造商:ICS 制造商全稱:ICS 功能描述:SMPTE Time Code Receiver/Generator |
| ICS2001M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
| ICS2001N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
| ICS2002 | 制造商:ICS 制造商全稱:ICS 功能描述:Wavedec Digital Audio Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。