參數(shù)資料
型號: ICS1894KI-40LFT
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 28/53頁
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 40QFN
標準包裝: 1
系列: PHYceiver™
類型: PHY 收發(fā)器
規(guī)程: MII,RMII
電源電壓: 3.14 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤
供應商設備封裝: 40-VFQFPN(6x6)
包裝: 標準包裝
其它名稱: 800-2032-6
ICS1894-40
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
PHYCEIVER
IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
34
ICS1894-40
REV K 022412
Timing for Transmit Clock (TXCLK) Pin
The table below lists the significant time periods for signals on the Transmit Clock (TXCLK) pin. The Transmit Clock
Timing Diagram figure shows the timing diagram for the time periods.
Transmit Clock Timing Diagram
Timing for Receive Clock (RXCLK) Pin
The table below lists the significant time periods for signals on the Receive Clock (RXCLK) pin. The Receive Clock
Timing Diagram figure shows the timing diagram for the time periods.
Receive Clock Timing Diagram
Time
Period
Parameter
Conditions
Min. Typ. Max.
Units
t1
TXCLK Duty Cycle
35
50
65
%
t2a
TXCLK Period
100M MII (100Base-TX)
40
ns
t2b
TXCLK Period
10M MII (10Base-T)
400
ns
t1
t2x
TXCLK
Time
Period
Parameter
Conditions
Min. Typ. Max. Units
t1
RXCLK Duty Cycle
35
50
65
%
t2a
RXCLK Period
100M MII (100Base-TX)
40
ns
t2b
RXCLK Period
10M MII (10Base-T)
400
ns
RXCLK
t1
t2
相關PDF資料
PDF描述
ID82C55A IC I/O EXPANDER 24B 40DIP
ID82C82 IC DRIVER BUS OCT LATCHING 20DIP
ID82C86H IC TRANSCEIVER OCT BUS 20-DIP
IDT5V5201DCGI TXRX 1CH M-LVDS TO LVTTL 8-SOIC
IDT5V5206DCGI TXRX 1CH M-LVDS TO LVTTL 8-SOIC
相關代理商/技術參數(shù)
參數(shù)描述
ICS1894KI-43LFT 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 40QFN
ICS200 制造商:ICS 制造商全稱:ICS 功能描述:SMPTE Time Code Receiver/Generator
ICS2001M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
ICS2001N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
ICS2002 制造商:ICS 制造商全稱:ICS 功能描述:Wavedec Digital Audio Codec