參數(shù)資料
型號(hào): IDT5V49EE702NDGI
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 27/34頁(yè)
文件大?。?/td> 0K
描述: IC PLL CLK GEN 200MHZ 28VQFN
產(chǎn)品培訓(xùn)模塊: VersaClock™ III Programmable Clocks
特色產(chǎn)品: VersaClock III Timing Devices
標(biāo)準(zhǔn)包裝: 75
系列: VersaClock™ III
類型: 時(shí)鐘發(fā)生器,多路復(fù)用器
PLL: 帶旁路
輸入: LVCMOS,LVTTL,晶體
輸出: HCSL,LVCMOS,LVDS,LVPECL,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:7
差分 - 輸入:輸出: 無/是
頻率 - 最大: 500MHz
除法器/乘法器: 是/是
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 28-VFQFPN(4x4)
包裝: 管件
其它名稱: 800-1918
IDT5V49EE702DLGI
IDT5V49EE702
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
33
IDT5V49EE702
REV M 092412
Revision History
Rev.
Date
Originator
Description of Change
A
4/27/09
R.Willner
Advance Information.
B
5/04/09
R.Willner
Identified VDDX (crystal oscillator power) and AVDD (analog power) on device.
C
6/04/09
R.Willner
Add default configurations, pull-down resistor values on input pins.
Released Datasheet from Advanced Information.
D
06/10/09
R.Willner
Updates: crystal load specs; “Output Duty Cycle” specs; addresses 0x07, 0x02 and 0xBF
in “Programming Registers” table.
E
10/06/09
R.Willner
Changed IP3[3:0] to IP3[4:0] ; updated “Programming Registers Table”.
F
02/23/10
R.Willner
Updated Recommended Operation Conditions to inlcude Vddx and AVdd parameters.
G
01/19/11
R.Willner
Corrected notes for top-side marking.
H
05/04/11
R.Willner
Added Landing Pattern diagram
J
04/17/12
R. Willner
1. Change description for SDAT and SCLK pins.
2. Add new footnotes to pin descriptions table
3. Added section "Crystal Clock Selection"
4. Added logic diagram and Truth table for "SD/OE Pin Function" section.
5. Corrected register readback values for 0x52~0x54 and 0x7C~0x7F.
6. Update to QFN package drawing - exposed thermal pad callout.
K
06/04/12
A. Tsui
1. Updated SD-OE pin description; from (Default is active HIGH) to (Default is active
LOW)
2. Updated “OUTn” column in Truth Table with “High-Z” specs and added footnote 2,
“High-Z regardless of OEM bits”.
3. Updated “SD-OE Pin Function” section to reflect that SP is “0”changed from active
HIGH to active LOW, and SP is “1” changed from active LOW to active HIGH.
L
06/18/12
R.Willner
Added Min/Max spread values to "Spread Spectrum Generation Specifications" table;
fMOD - Max. 120kHz; Down Spread - Min. -0.5%, Max. -4.0%; Center Spread - Min.
±0.25%, Max. ±2.0%
M
09/24/12
R.Willner
Change differential outputs from 5pF loads to 2pF loads so that they are consistent with
the industry. Capacitive loads were also added to the test circuit diagrams for HCSL
outputs. Slew Rate (t4) Output Load test conditions were also changed from 15pF to 5pF.
相關(guān)PDF資料
PDF描述
IDT5V49EE502NLGI IC PLL CLK GEN 200MHZ 24VQFN
ICS87021AMILF IC CLK GENERATOR /1 /2 8-SOIC
MC10EP57MNTXG IC MUX ECL DIFF 4:1 3.3/5 20-QFN
X9317WS8I-2.7 IC DIGITAL POT 10K 100TP 8SOIC
X9317WS8I IC DIGITAL POT 10K 100TP 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5V49EE702NDGI8 功能描述:IC PLL CLK GEN 200MHZ 28VQFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:VersaClock™ III 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5V49EE703NDGI 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR
IDT5V49EE703NDGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLK GEN EEPROM PROGR 28QFN
IDT5V49EE704NDGI 功能描述:IC PLL CLK GEN 200MHZ 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:VersaClock™ III 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
IDT5V49EE704NDGI8 功能描述:IC PLL CLK GEN 200MHZ 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:VersaClock™ III 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT