- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377488 > IDT82V3280 (Integrated Device Technology, Inc.) WAN PLL PDF資料下載
參數(shù)資料
| 型號： | IDT82V3280 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | WAN PLL |
| 中文描述： | 廣域網(wǎng)鎖相環(huán) |
| 文件頁數(shù)： | 3/167頁 |
| 文件大小： | 1039K |
| 代理商： | IDT82V3280 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁
Table of Contents
3
June 19, 2006
FEATURES.............................................................................................................................................................................. 9
HIGHLIGHTS....................................................................................................................................................................................................9
MAIN FEATURES............................................................................................................................................................................................9
OTHER FEATURES.........................................................................................................................................................................................9
APPLICATIONS....................................................................................................................................................................... 9
DESCRIPTION....................................................................................................................................................................... 10
FUNCTIONAL BLOCK DIAGRAM........................................................................................................................................ 11
1 PIN ASSIGNMENT ...........................................................................................................................................................12
2 PIN DESCRIPTION ..........................................................................................................................................................13
3 FUNCTIONAL DESCRIPTION .........................................................................................................................................19
3.1
RESET ...........................................................................................................................................................................................................19
3.2
MASTER CLOCK ..........................................................................................................................................................................................19
3.3
INPUT CLOCKS & FRAME SYNC SIGNAL .................................................................................................................................................20
3.3.1
Input Clocks .................................................................................................................................................................................... 20
3.3.2
Frame SYNC Input Signals ............................................................................................................................................................ 20
3.4
INPUT CLOCK PRE-DIVIDER ......................................................................................................................................................................21
3.5
INPUT CLOCK QUALITY MONITORING .....................................................................................................................................................23
3.5.1
LOS Monitoring .............................................................................................................................................................................. 23
3.5.2
Activity Monitoring ......................................................................................................................................................................... 23
3.5.3
Frequency Monitoring ................................................................................................................................................................... 24
3.6
T0 / T4 DPLL INPUT CLOCK SELECTION ..................................................................................................................................................25
3.6.1
External Fast Selection (T0 only) .................................................................................................................................................. 25
3.6.2
Forced Selection ............................................................................................................................................................................ 26
3.6.3
Automatic Selection ....................................................................................................................................................................... 26
3.7
SELECTED INPUT CLOCK MONITORING ..................................................................................................................................................27
3.7.1
T0 / T4 DPLL Locking Detection ................................................................................................................................................... 27
3.7.1.1
Fast Loss .......................................................................................................................................................................... 27
3.7.1.2
Coarse Phase Loss .......................................................................................................................................................... 27
3.7.1.3
Fine Phase Loss ............................................................................................................................................................... 27
3.7.1.4
Hard Limit Exceeding ....................................................................................................................................................... 27
3.7.2
Locking Status ............................................................................................................................................................................... 27
3.7.3
Phase Lock Alarm (T0 only) .......................................................................................................................................................... 28
3.8
SELECTED INPUT CLOCK SWITCH ...........................................................................................................................................................29
3.8.1
Input Clock Validity ........................................................................................................................................................................ 29
3.8.2
Selected Input Clock Switch ......................................................................................................................................................... 29
3.8.2.1
Revertive Switch ............................................................................................................................................................... 29
3.8.2.2
Non-Revertive Switch (T0 only) ........................................................................................................................................ 30
3.8.3
Selected / Qualified Input Clocks Indication ................................................................................................................................ 30
3.9
SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE .......................................................................................................31
3.9.1
T0 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 31
3.9.2
T4 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 33
3.10 T0 / T4 DPLL OPERATING MODE ...............................................................................................................................................................34
3.10.1 T0 DPLL Operating Mode .............................................................................................................................................................. 34
3.10.1.1 Free-Run Mode ................................................................................................................................................................ 34
3.10.1.2 Pre-Locked Mode ............................................................................................................................................................. 34
3.10.1.3 Locked Mode .................................................................................................................................................................... 34
Table of Contents
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82V3280DQ | WAN PLL |
| IDT82V3280DQG | WAN PLL |
| IDT82V3280PF | WAN PLL |
| IDT82V3280PFG | WAN PLL |
| IDT82V3288 | WAN PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V3280_08 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL |
| IDT82V3280APFG | 功能描述:IC PLL WAN SE STRATUM 2 100TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDT82V3280APFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PLL WAN SE STRATUM 2 100TQFP |
| IDT82V3280DQ | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL |
| IDT82V3280DQG | 功能描述:IC PLL WAN SE STRATUM 2 100-TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。