- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9381 > ISL12082IB8Z (Intersil)IC RTC I2C LO-POWER 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | ISL12082IB8Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC I2C LO-POWER 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 980 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年，監(jiān)視計時器 |
| 時間格式： | HH:MM:SS:hh（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
17
FN6731.3
November 24, 2008
Timer Counter Register (TCNT) [Address 13h]
The Timer Counter Register is located in the memory map at
address 13h. This is a volatile register that keeps the current
timer counter value. This byte is read only.
Sub-Timer Initial Register (TSDAT) [Address 14h]
The Sub-Timer Initial Register is located in the memory map
at address 14h. This is a volatile register that stores the
timer limit for the internal sub-timer counter register. This
byte is write only and only read back a “0”
Internal Sub-Timer Counter Register (TSCNT)
The Internal Sub-Timer Counter Register is an internal
volatile register that keeps the current sub-timer counter
value. This byte is not accessible.
Timer Counter Operation
The ISL12082 timer consists of a timer counter and a
sub-timer counter. The timer counter can be an incremental
or a decremental counter which depends on the setting of
the Timer Function Selection Bits (TMOD[1:0], address 09h,
bits 5 and 4). Sub-timer counter works as an incremental
counter. The timer counter is represented by the Timer
Counter Register (TCNT, address 13h) and the sub-timer
counter is represented by the internal Sub-Timer Counter
Register (TSCNT) which is not accessible by the user. The
Timer Initial Register (TDAT, address 12h) and the
Sub-Timer Initial Register (TSDAT, address 14h) are used to
set the limit for the TCNT register and internal TSCNT
register respectively. The TDAT register must contain a
minimum value of 2 in order to operate the timer properly
and the TSAT register can be set to any value up to 127
decimal. If the TSDAT register is set to “0”, the TSDAT will
reset to the default value which depends on the TCLK[1:0]
bits setting which is shown in Table 10.
Once the timer function is enabled by setting the TMRE bit to
“1”, the TCNT register is set to the TDAT value or one
depending on the setting of the TMOD[1:0] bits, and the
internal TSCNT register is set to one. Then the internal
TSCNT will increment one bit at a time and at a frequency
set by the Timer Clock Frequency Selection Bits ( TCLK[1:0],
address 09h bits 1 and 0). The internal TSCNT register will
overflow when it counts up to the value in the TSDAT
register. If the TSDAT register is set to “0”, the internal
TSCNT will count up to the default TSDAT register value to
overflow. If the internal TSCNT register overflows, the TCNT
register will increment or decrement by one depending on
the setting of the TMOD[1:0] bits and the internal TSCNT
register resets back to “1” and repeats the counting cycle.
The timer expires when the TCNT register increments to the
TDAT register value or decrements to zero depending on the
setting of the TMOD[1:0] bits. The TMR bit is set and the
IRQ2 is held low to indicate the timer interrupt. The IRQ2
only activates for the timer interrupt when the IRQ2E
(address 8h, bit 3) sets to “1”.
There are two timer operation modes for the IRQ2: Single
Event and Periodic Interrupt Mode:
Single Event Mode is enabled by setting the TMRE bit to
“1”, the TIM bit to “0”, and IRQ2E bit to “1”. This mode
permits a one-time timer counting cycle. Once the timer
expires, the TMR status bit is set to “1” and the IRQ2 output
will be held low until the TMR status bit is reset to “0”. This
can be done manually or by using the auto-reset feature.
Once the TMR status bit is reset, the timer will reset and
restart the counting cycle. If the TMRE bit is set to “0” before
the TMR status bit is reset, then counting is halted.
The IRQ2 can be reset by setting the TMRE bit to “0” but the
TMR status bit will remain at “1”. The timer can be re-enabled
with TMR status remaining at “1”.
Periodic Interrupt Mode is enabled by setting the TMRE
bit to “1”, the TIM bit to “1”, and IRQ2E bit to “1”. The timer
must be disabled prior to setting TIM bit to “1” in order to
enable the Periodic Interrupt Mode. In the Periodic
Interrupt Mode, the IRQ2 output will be pulsed each time a
timer expires. The low and the high pulse width of the
IRQ2 can be calculated by the TCLK[1:0] bits, the TDAT
register and the TSDAT register. After the interrupt, the
internal TSCNT register will keep counting until it
overflows. When the internal TSCNT register overflows,
the IRQ2 pin is pulled high and the TSCNT register is
reset to the value in TDAT register or “1” depended on the
TMOD[1:0] setting. Then the new counting cycle begins.
The TMR bit is still set each time when the timer expired.
Resetting the TMR status bit to “0” from “1” in the Periodic
Interrupt Mode will cause the TCNT register and the
internal TSCNT register to reset. Depending on when the
TMR bit is being reset, the low pulse width or the high
pulse width will be prolonged for the amount of time the
counter has counted.
The Interrupt Mode can be disabled by setting the TIM bit
to “0” when timer is enabled. The interrupt mode can not
be enabled after the timer is enabled.
When the timer is disabled by setting the TMRE bit to “0”, the
register value for the timer counter and the sub-timer are set
back to the default value. The default value for the Timer
Counter Register (TCNT, address 13h) is “0” and Sub-Timer
Counter Register (TSCNT, address 15h) is “1”.
TABLE 13. TIMER COUNTER REGISTER (TCNT)
ADDR
76543210
13h
TCNT7 TCNT6 TCNT5 TCNT4 TCNT3 TCNT2 TCNT1 TCNT0
Default
00000000
TABLE 14. SUB-TIMER INITIAL REGISTER (TSDAT)
ADDR
76543210
14h
TSDAT7 TSDAT6 TSDAT5 TSDAT4 TSDAT3 TSDAT2 TSDAT1 TSDAT0
Default
00000000
ISL12082
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JVJ-MZ | CONVERTER MOD DC/DC 36V 25W |
| AD5114BCPZ80-500R7 | IC DGTL POT 32POS 80K 8LFCSP |
| VI-JV4-MZ | CONVERTER MOD DC/DC 48V 25W |
| ISL12026AIVZ-T | IC RTC/CALENDAR EEPROM 8-TSSOP |
| VE-J0B-MZ | CONVERTER MOD DC/DC 95V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12082IB8Z-T | 功能描述:實時時鐘 LW PWR RTC W/ALARM & TIMR FUNCTIONS 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12082IUZ | 功能描述:實時時鐘 RTC W/RESEAL ALARM & TIMR FUNCTNS IN MSO RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12082IUZ-T | 功能描述:實時時鐘 RTC W/RESEAL ALARM & TIMR FUNCTNS IN MSO RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL1208EVAL | 功能描述:電源管理IC開發(fā)工具 EVALRD FOR ISL1208 RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ISL1208IB8 | 功能描述:IC RTC/CALENDAR I2C 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。