- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383155 > ISL6540A (Intersil Corporation) Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6540A |
| 廠商： | Intersil Corporation |
| 英文描述： | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| 中文描述： | 單相降壓PWM控制器，帶有集成的高速M(fèi)OSFET驅(qū)動(dòng)器和預(yù)偏置負(fù)載能力 |
| 文件頁數(shù)： | 12/20頁 |
| 文件大小： | 430K |
| 代理商： | ISL6540A |
12
FN6288.2
March 12, 2007
An OV event is detected asynchronously and causes the
high side MOSFET to turn off, the low side MOSFET to turn
on (effectively a 0% duty cycle), and PGOOD to pull low. The
regulator stays in this state and overrides sourcing and
sinking OCP protections until the OV event is cleared.
An UV event is detected asynchronously and results in the
PGOOD pulling low.
Overcurrent Protection
The ISL6540A monitors both the high side MOSFET and low
side MOSFET for overcurrent events. Dual sensing allows the
ISL6540A to detect overcurrent faults at the very low and very
high duty cycles that can result from the ISL6540A’s wide input
range. The OCP function is enabled with the drivers at startup
and detects the peak current during each sensing period. A
resistor and a capacitor between the LSOC pin and GND set
the low side source and sinking current limits. A 100
μ
A current
source develops a voltage across the resistor which is then
compared with the voltage developed across the low side
MOSFET at conduction mode. The measurement comparator
uses offset correcting circuitry to provide precise current
measurements with roughly ±2mV of offset error. An ~120ns
blanking period, implemented on the upper and lower MOSFET
current sensing circuitries, is used to reduce the current
sampling error due to the leading-edge switching noise. An
additional 120ns low pass filter is used to further reduce
measurement error due to noise. In sourcing current
applications, the LSOC voltage is inverted and compared with
the voltage across the MOSFET while on. When this voltage
exceeds the LSOC set voltage, a sourcing OCP fault is
triggered. A 1000pF or greater filter capacitor should be used in
parallel with R
LSOC
to prevent on chip parasitics from
impacting the accuracy of the OCP measurement.
The ISL6540A’s sinking current limit is set to the same
voltage as its sourcing limit. In sinking applications, when the
voltage across the MOSFET is greater than the voltage
developed across the resistor (R
LSOC
) a sinking OCP event
is triggered. To avoid non-synchronous operation at light
load, the peak to peak output inductor ripple current should
not be greater than twice of the sinking current limit.
The high side sourcing current limit is set by connecting the
HSOC pin with a resistor (R
HSOC
) and a capacitor to the drain
of the high side MOSEFT. A 100
μ
A current source develops a
voltage across the resistor which is then compared with the
voltage developed across the high side MOSFET while on.
When the voltage drop across the MOSFET exceeds the
voltage drop across the resistor, a sourcing OCP event
occurs. A 1000pF or greater filter capacitor should be used in
parallel with R
HSOC
to prevent on chip parasitics from
impacting the accuracy of the OCP measurement and to
smooth the voltage across R
HSOC
in the presence of
switching noise on the input bus.
Simple Low Side OCP Equation
Sourcing OCP faults cause the regulator to disable (Ugate and
Lgate drives pulled low, PGOOD pulled low, soft-start capacitor
discharged) itself for a fixed period of time after which a normal
soft-start sequence is initiated. The period of time the regulator
waits before attempting a soft-start sequence is set by three
charge and discharge cycles of the soft-start capacitor.
Sinking OCP faults cause the low side MOSFET drive to be
disabled, effectively operating the ISL6540A in a
non-synchronous manner. The fault is maintained for three
clock cycles at which point it is cleared and normal operation
is restored. OVP fault implementation overrides sourcing
and sinking OCP events, immediately turning on the low side
MOSFET and turning off the high side MOSFET. The OC trip
point varies mainly due to the MOSFETs r
DS(ON)
variations
and system noise. To avoid overcurrent tripping in the
normal operating load range, find the R
HSOC
and/or R
LSOC
resistor from the previous detailed equations with:
1. Maximum r
DS(ON)
at the highest junction temperature.
2. Minimum I
LSOC
and/or I
HSOC
from specification table.
3. Determine the overcurrent trip point greater than the
maximum output continuous current at maximum
inductor ripple current.
R
LSOC
I
OC_SOURCE
--------------------------------------------------------------------------------------
I
Δ
----
+
L
r
,L
LSOC
=
Δ
I =
V
- V
S
-------------------------------
V
IN
---------------
I
OC_SINK
I
-------------------------------------------------------
N
R
DS ON
)
,L
I
Δ
2
----
–
=
N
L
Number of low side MOSFETs
=
R
LSOC
I
--------------------------------------------------------------------------------------
r
=
Detailed Low Side OCP Equations
R
HSOC
I
OC_SOURCE
---------------------------------------------------------------------------------------
I
Δ
----
+
r
HSOC
U
=
N
U
Number of high side MOSFETs
=
R
HSOC
I
----------------------------------------------------------------------------------------
r
=
Simple High Side OCP Equation
Detailed High Side OCP Equation
ISL6540A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6540ACRZ | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540ACRZA | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540AIRZ | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540AIRZA | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6545 | 5V or 12V Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6540ACRZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:75 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.3 V ~ 13.5 V 降壓:是 升壓:是 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:0°C ~ 70°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:管件 產(chǎn)品目錄頁面:1051 (CN2011-ZH PDF) 其它名稱:296-2543-5 |
| ISL6540ACRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 特色產(chǎn)品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 標(biāo)準(zhǔn)包裝:1 系列:PowerWise® PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.5 V ~ 18 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-5°C ~ 125°C 封裝/外殼:32-WFQFN 裸露焊盤 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1303 (CN2011-ZH PDF) 其它名稱:LM3754SQDKR |
| ISL6540ACRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6540ACRZ-T W/GOLD BOND WIRE ONLY - Tape and Reel |
| ISL6540AIRZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6540AIRZA | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。