- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1561BM,557 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | ISP1561BM,557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128 |
| 文件頁數(shù)： | 36/103頁 |
| 文件大?。?/td> | 457K |
| 代理商： | ISP1561BM,557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
38 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
11.1.3 HcCommandStatus register (address: content of the base address
register + 08h)
The HcCommandStatus register is used by the Host Controller to receive commands
issued by the HCD. It also reects the current status of the Host Controller. To the HCD, it
appears as a “write to set” register. The Host Controller must ensure that bits written as
logic 1 become set in the register while bits written as logic 0 remain unchanged in the
register. The HCD may issue multiple distinct commands to the Host Controller without
concern for corrupting previously issued commands. The HCD has normal read access to
all bits.
The SOC[1:0] (Scheduling Overrun Count) eld indicates the number of frames with which
the Host Controller has detected the scheduling overrun error. This occurs when the
periodic list does not complete before EOF. When a scheduling overrun error is detected,
the Host Controller increments the counter and sets the SO (Scheduling Overrun) eld in
the HcInterruptStatus register. Table 47 shows the bit allocation of the HcCommandStatus
register.
4
CLE
Control List Enable: This bit is set to enable the processing of the
control list in the next frame. If cleared by the HCD, processing of the
control list does not occur after the next SOF. The Host Controller must
check this bit whenever it wants to process the list. When disabled, the
HCD may modify the list. If HcControlCurrentED is pointing to an ED to
be removed, the HCD must advance the pointer by updating
HcControlCurrentED before re-enabling processing of the list.
3IE
Isochronous Enable: This bit is used by the HCD to enable or disable
processing of isochronous EDs. While processing the periodic list in a
frame, the Host Controller checks the status of this bit when it nds an
isochronous ED (that is, the Format bit of ED is logic 1; for details, refer
(enabled), the Host Controller continues processing EDs. If cleared
(disabled), the Host Controller halts processing of the periodic list, which
now contains only isochronous EDs, and begins processing the bulk or
control lists. Setting this bit is guaranteed to take effect in the next frame
and not the current frame.
2
PLE
Periodic List Enable: This bit is set to enable the processing of the
periodic list in the next frame. If cleared by the HCD, processing of the
periodic list does not occur after the next SOF. The Host Controller must
check this bit before it starts processing the list.
1 to 0
CBSR[1:0]
Control Bulk Service Ratio: This species the service ratio of control
EDs over bulk EDs. Before processing any of the nonperiodic lists, the
Host Controller must compare the ratio specied with its internal count
on how many nonempty control EDs are processed, in determining
whether to continue serving another control ED or switching to bulk EDs.
The internal count must be retained when crossing the frame boundary.
After a reset, the HCD is responsible for restoring this value.
00b — 1 : 1
01b — 2 : 1
10b — 3 : 1
11b — 4 : 1
Table 46.
HcControl register: bit description …continued
Bit
Symbol
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1563BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1564ET,551 | PCI BUS CONTROLLER, PBGA100 |
| ISP1582BS,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
| ISP1583ET1,118 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1561BMGA | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1561BMGE | 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1561BMUM | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
| ISP1562BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。