參數(shù)資料
型號(hào)： ISPPAC-CLK5316S-01TN64I
廠商： Lattice Semiconductor Corporation
文件頁(yè)數(shù)： 31/56頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK PROGRAM BUFFER 64TQFP
標(biāo)準(zhǔn)包裝： 160
系列： ispClock™
類型： 時(shí)鐘發(fā)生器，扇出配送，零延遲緩沖器
PLL： 帶旁路
輸入： HSTL，LVCMOS，LVDS，LVPECL，LVTTL，SSTL
輸出： eHSTL，HSTL，LVCMOS，LVTTL，SSTL
電路數(shù)： 1
比率 - 輸入:輸出： 2:16
差分 - 輸入:輸出： 是/無(wú)
頻率 - 最大： 267MHz
除法器/乘法器： 是/無(wú)
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-TQFP（10x10）
包裝： 托盤(pán)
Lattice Semiconductor
ispClock5300S Family Data Sheet
37
Figure 32. ispClock5300S TAP Registers
TAP Controller Specics
The TAP is controlled by the Test Clock (TCK) and Test Mode Select (TMS) inputs. These inputs determine whether
an Instruction Register or Data Register operation is performed. Driven by the TCK input, the TAP consists of a
small 16-state controller design. In a given state, the controller responds according to the level on the TMS input as
shown in Figure 33. Test Data In (TDI) and TMS are latched on the rising edge of TCK, with Test Data Out (TDO)
becoming valid on the falling edge of TCK. There are six steady states within the controller: Test-Logic-Reset, Run-
Test/Idle, Shift-Data-Register, Pause-Data-Register, Shift-Instruction-Register and Pause-Instruction-Register. But
there is only one steady state for the condition when TMS is set high: the Test-Logic-Reset state. This allows a
reset of the test logic within ve TCKs or less by keeping the TMS input high. Test-Logic-Reset is the power-on
default state.
Address Register (10 Bits)
E2CMOS
Non-Volatile
Memory
UES Register (32 Bits)
IDCODE Register (32 Bits)
Bypass Register (1 Bit)
Instruction Register (8 Bits)
Test Acess Port (TAP)
Logic
Output
Latch
TDI
TCK
TMS
TDO
Multiplexer
Data Register
(42 Bits for ispClock5312S, 5308S 5304S,
61 Bits for ispClock5320S and 5316S)
Boundary Scan Register
(34 Bits for ispClock5312S, 5308S, 5304S,
50 Bits for ispClock5320S and 5316S)
相關(guān)PDF資料
PDF描述
SM840021KA TR IC CLOCK SYNTHESIZER 8TSSOP
X9408WS24IT1 IC XDCP QUAD 64-TAP 10K 24-SOIC
VE-2T4-MW-S CONVERTER MOD DC/DC 48V 100W
VE-2TF-IV CONVERTER MOD DC/DC 72V 150W
X9408WS24I-2.7T1 IC XDCP QUAD 64-TAP 10K 24-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPPACCLK5316S-01TN64I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5320S-01T48C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5320S-01T48I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ispPAC-CLK5320S-01T64C 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 ISP Zero Delay Unv F an-Out Buf-Sngl End RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
ISPPACCLK5320S-01T64C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*