參數(shù)資料
型號: K4E640411D-TC500
元件分類: DRAM
英文描述: 16M X 4 EDO DRAM, 50 ns, PDSO32
封裝: 0.400 INCH, PLASTIC, TSOP2-32
文件頁數(shù): 20/21頁
文件大小: 407K
代理商: K4E640411D-TC500
CMOS DRAM
K4E660411D, K4E640411D
NOTES
An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles
before proper device operation is achieved.
VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between
VIH(min) and VIL(max) and are assumed to be 2ns for all inputs.
Measured with a load equivalent to 2 TTL load and 100pF.
Operation within the
tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.
If
tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
Assumes that
tRCD
tRCD(max).
This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
tWCS, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electrical char-
acteristics only. If
tWCS
tWCS(min), the cycle is an early write cycle and the data output will remain high impedance for the
duration of the cycle. If
tCWD
tCWD(min), tRWDtRWD(min) and tAWDtAWD(min), then the cycle is a read-modify-write cycle
and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the
condition of the data out is indeterminate.
Either
tRCH or tRRH must be satisfied for a read cycle.
These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in OE controlled write cycle
and read-modify-write cycles.
Operation within the
tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only.
If
tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
These specifications are applied in the test mode.
In test mode read cycle, the value of
tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters
should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
tASC
≥6ns, Assume tT = 2.0ns
If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes
high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
If
tRASS
≥100us, then RAS precharge time must use tRPS instead of tRP.
For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K/8K) cycles of burst refresh must be executed within
64ms before and after self refresh, in order to meet refresh specification.
For distributed CAS-before-RAS with 15.6us interval CAS-before-RAS refresh should be executed with in 15.6us immedi-
ately before and after self refresh in order to meet refresh specification.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
1.
2.
3.
4.
17.
相關PDF資料
PDF描述
K4F640411C-TC500 16M X 4 FAST PAGE DRAM, 50 ns, PDSO32
K4F640412C-JC450 16M X 4 FAST PAGE DRAM, 45 ns, PDSO32
K4T1G044QC-ZCLE6 256M X 4 DDR DRAM, 0.45 ns, PBGA60
K4T56163QI-ZLD50 16M X 16 SYNCHRONOUS DRAM, 0.5 ns, PBGA84
K5A3240YT Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM
相關代理商/技術參數(shù)
參數(shù)描述
K4E640411D-TC60 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:16M x 4bit CMOS Dynamic RAM with Extended Data Out
K4E640412C-TL50 制造商:Samsung Semiconductor 功能描述:CMOS DYNAMIC RAM WITH EXTENDED DATA OUT
K4E640412C-TL60 制造商:Samsung Semiconductor 功能描述:CMOS DYNAMIC RAM WITH EXTENDED DATA OUT
K4E640412D 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:16M x 4bit CMOS Dynamic RAM with Extended Data Out
K4E640412D-TC50 制造商:Samsung Semiconductor 功能描述:DRAM Chip EDO 64M-Bit 16Mx4 3.3V 32-Pin TSOP-II