參數(shù)資料
型號(hào)： K4T56163QI-ZLD50
元件分類(lèi)： DRAM
英文描述： 16M X 16 SYNCHRONOUS DRAM, 0.5 ns, PBGA84
封裝： ROHS COMPLIANT, FBGA-84
文件頁(yè)數(shù)： 4/42頁(yè)
文件大?。?/td> 727K
代理商： K4T56163QI-ZLD50
Rev. 1.0 October 2007
DDR2 SDRAM
K4T56163QI
12 of 42
25 ohms
VTT
Output
(VOUT)
Reference
Point
9.0 OCD default characteristics
Note :
1. Absolute Specifications (0°C
≤ TCASE ≤ +95°C; VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V)
2. Impedance measurement condition for output source dc current: VDDQ = 1.7V; VOUT = 1420mV; (VOUT-VDDQ)/Ioh must be less than 23.4 ohms for
values of VOUT between VDDQ and VDDQ- 280mV. Impedance measurement condition for output sink dc current: VDDQ = 1.7V; VOUT = 280mV;
VOUT/Iol must be less than 23.4 ohms for values of VOUT between 0V and 280mV.
3. Mismatch is absolute value between pull-up and pull-dn, both are measured at same temperature and voltage.
4. Slew rate measured from VIL(AC) to VIH(AC).
5. The absolute value of the slew rate as measured from DC to DC is equal to or greater than the slew rate as measured from AC to AC. This is guaran-
teed by design and characterization.
6. This represents the step size when the OCD is near 18 ohms at nominal conditions across all process and represents only the DRAM uncertainty.
Output slew rate load :
7. DRAM output slew rate specification applies to 400Mb/sec/pin, 533Mb/sec/pin, 667Mb/sec/pin and 800Mb/sec/pin speed bins.
8. Timing skew due to DRAM output slew rate mis-match between DQS / DQS and associated DQs is included in tDQSQ and tQHS specification.
Description
Parameter
Min
Nom
Max
Unit
Notes
Output impedance
Normal 18ohms
See full strength default driver characteristics
ohms
1,2
Output impedance step size for OCD calibration
0
1.5
ohms
6
Pull-up and pull-down mismatch
0
4
ohms
1,2,3
Output slew rate
Sout
1.5
5
V/ns
1,4,5,6,7,8
相關(guān)PDF資料
PDF描述
K5A3240YT Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM
K6R1004C1C 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).
K6R1004C1C-I 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).
K6R1004C1C-I10 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).
K6R1004C1C-I12 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4T56163QN 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Consumer Memory
K4T56163QN-HCE6000 制造商:Samsung SDI 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 16Mx16 1.8V 84-Pin FBGA Tray
K4T56163QN-HCE6T00 制造商:Samsung SDI 功能描述:
K4T56163QN-ZCE6T00 制造商:Samsung 功能描述:256 SDRAM X16 - Tape and Reel
K4T56163QN-ZCE7000 制造商:Samsung 功能描述:DDR2 SDRAM 32MX16 47H32M16 PBF FBGA 1.8V PLASTIC 512M - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*