- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373080 > K7I161882B-FC30 (SAMSUNG SEMICONDUCTOR CO. LTD.) 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K7I161882B-FC30 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| 中文描述： | 512Kx36位，1Mx18位首席信息官b2條DDRII的SRAM |
| 文件頁數(shù)： | 1/17頁 |
| 文件大?。?/td> | 378K |
| 代理商： | K7I161882B-FC30 |
512Kx36 & 1Mx18 DDRII CIO b2 SRAM
- 1 -
Rev 3.1
July. 2004
K7I163682B
K7I161882B
Document Title
512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the
specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-
tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.
Revision History
Rev. No.
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
1.0
2.0
3.0
3.1
Remark
Advance
Premilinary
Premilinary
Premilinary
Premilinary
Premilinary
Premilinary
Premilinary
Final
Final
Final
Final
History
1. Initial document.
1. Add the speed bin (-33, -30)
2. Delete the speed bin (-25, -13)
1. Change the Boundary scan exit order.
2. Correct the Overshoot and Undershoot timing diagram.
1. Add the speed bin (-25)
1. Correct the JTAG ID register definition
2. Correct the AC timing parameter (delete the tKHKH Max value)
1. Change the Maximum Clock cycle time.
2. Correct the 165FBGA package ball size.
1. Add the power up/down sequencing comment.
2. Update the DC current parameter (Icc and Isb).
3. Change the Max. speed bin from -33 to -30.
1. Change the ISB1.
1. Final spec release
1. Delete the x8 Org.
2. Delete the 300MHz speed bin
1. Add the 300MHz speed bin
1. Change the stand-by current(I
SB1
)
before after
Isb1 -30 : 230 260
-25 : 210 240
-20 : 190 220
-16 : 170 200
Speed Bin
From
To
-30
200
230
-25
180
210
-20
160
190
-16
140
170
Draft Date
Oct. 23. 2002
Oct. 24. 2002
Dec. 16, 2002
Jan. 27, 2003
Mar. 20, 2003
April. 4, 2003
June. 20, 2003
Oct. 20. 2003
Oct. 31, 2003
Nov. 28, 2003
June. 18, 2004
July. 28, 2004
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7I163682B | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| K7I163682B-FC16 | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| K7I163682B-FC20 | GT 35C 35#16 PIN PLUG RTANG |
| K7I163682B-FC25 | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| K7I163682B-FC30 | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7I161884B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 DDRII CIO b4 SRAM |
| K7I161884B-FC25T00 | 制造商:Samsung Semiconductor 功能描述:16MSYNC DDRII, COMMON I/O SRAM 1MX18FBGA, T/R - Tape and Reel |
| K7I163682B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| K7I163682B_06 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 DDRII CIO b2 SRAM |
| K7I163682B-FC16 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。