- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373157 > KM44L32031BT-G(L)0 (SAMSUNG SEMICONDUCTOR CO. LTD.) DDR SDRAM Specification Version 1.0 PDF資料下載
參數(shù)資料
| 型號(hào)： | KM44L32031BT-G(L)0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DDR SDRAM Specification Version 1.0 |
| 中文描述： | DDR SDRAM的規(guī)范版本1.0 |
| 文件頁(yè)數(shù)： | 51/53頁(yè) |
| 文件大?。?/td> | 669K |
| 代理商： | KM44L32031BT-G(L)0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)
- 51 -
REV. 1.0 November. 2. 2000
128Mb DDR SDRAM
12. QFC function
when drive low on reads coincident with the start of DQS, this DRAM output signal says that one cycle later
there will be the first valid DQS output and returned to HI-Z after this finishing a burst operation. It is also
driven low shortly after a write command is received and returned to HI-Z shortly after the last data strobe
transition is received. Whenever the device is in standby, the signal is HI-Z. DQS is intended to enable an
external data switch. QFC can be enabled or disabled through EMRS control
.
QFC timing on Read operation
QFC on reads is enabled coincident with the start of DQS preamble, and disabled coincident with the end of
DQS postamble
Command
2
0
1
5
3
4
8
6
7
Read
Dout 0 Dout 1
Hi-Z
DQS
DQ’S
QFC
t
QCS
t
QCH
CL = 2, BL = 2
CK
CK
QFC definition
Figure 26. QFC timing on read operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM48L16031BT-G(L)0 | DDR SDRAM Specification Version 1.0 |
| KM416L8031BT-G(L)0 | DDR SDRAM Specification Version 1.0 |
| KM44L32031BT-G(L)Y | DDR SDRAM Specification Version 1.0 |
| KM48S2020C | 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動(dòng)態(tài)RAM) |
| KM48S8020B | 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動(dòng)態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM44L32031BT-GLZ/Y/0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Specification Version 1.0 |
| KM44S16020CT-G10 | 制造商:SEC 功能描述: |
| KM44S32030 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 4Bit x 4 Banks Synchronous DRAM |
| KM44S32030B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。