參數(shù)資料
型號: KM44L32031BT-G(L)Y
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: DDR SDRAM Specification Version 1.0
中文描述: DDR SDRAM的規(guī)范版本1.0
文件頁數(shù): 52/53頁
文件大?。?/td> 669K
代理商: KM44L32031BT-G(L)Y
- 52 -
REV. 1.0 November. 2. 2000
128Mb DDR SDRAM
QFC timing on Write operation
QFC on writes is enabled as soon as possible after the clock edge of write command and disabled as soon
as possible after the last DQS-in low going edge.
2
0
1
5
3
4
6
7
Hi-Z
DQS@tDQSSmax
QFC
t
QCSW
*1
t
QCHW min.
Dout 0Dout 1
BL = 2
Write
DQ’S@tDQSSmax
Command
CK
CK
DQS@tDQSSmin
DQ’S@tDQSSmin
2
0
1
5
3
4
6
7
Hi-Z
QFC
t
QCSW
*1
t
QCHW min.
Dout 0 Dout 1
BL = 2
Write
Command
CK
CK
Figure 27. : QFC timing on write operation with tDQSSmax
Figure 28. : QFC timing on write operation with tDQSSmin
*2
t
QCHW max.
*2
t
QCHW max.
1. The value of tQCSW min. is 1.25ns from the last low going data strobe edge to QFC tri-state.
2. The value of tQCSW max. is 0.5tcK from the first high going clock edge after the last low going data strobe
edge to QFC tri-state.
相關(guān)PDF資料
PDF描述
KM48S2020C 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動(dòng)態(tài)RAM)
KM48S8020B 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動(dòng)態(tài)RAM)
KM48S8030D 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S8030 2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM44L32031BT-GLZ/Y/0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Specification Version 1.0
KM44S16020CT-G10 制造商:SEC 功能描述:
KM44S32030 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 4Bit x 4 Banks Synchronous DRAM
KM44S32030B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
KM44S32030BT-G/F10 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL