![](http://datasheet.mmic.net.cn/300000/KS16114_datasheet_16200449/KS16114_38.png)
KS16112/4
9600/14400 bps FAX MODEM
-
38
-
Set WT1 and/or WT2 to instruct the modem that a RAM write operation will take place when RA1 and/or
RA2 is set.
Write the desired data into the interface memory RAM data registers YDL1 and YDM1 and/or YDL2
and YDM2.
Set RA1 and/or RA2 to instruct the modem to perform the RAM write operation.
BDA1 and/or BDA2 will be set when the transfer from the interface memory RAM data registers into
RAM has been completed.
When BDA1 and/or BDA2 is set, IRQ is also asserted if INTE1 and/or INTE2 is set.
Reset INTA1 and BDA1 and/or INTA2 and BDA2 by reading or writing to YDL1 and/or YDL2. Reading or
writing YDL1 and/or YDL2 also causes IRQ to return to the inactive state if no other interrupts are pending.
4 Parallel Data Transfers
Parallel data transfers use register 10h in the interface memory ( DBFR ). The modem and the host can
synchronize data transfers by observing the BDA2 bit in the interface memory. Parallel data transfers may
also be performed under IRQ interrupts ( see INTE2 and INTA2 bit descriptions ).
4.1 Receiving Parallel Data
During parallel data mode ( PDME is set ), the modem writes received data to DBFR once every eight bit
times. When received data is available the modem sets the BDA2 bit. The BDA2 bit is automatically reset
when the host reads DBFR. When BDA2 is set the host must take action within eight bit times or the data
will be lost since the modem will overwrite DBFR ( DBFR overrun condition ).
During parallel data mode ( PDME is set ), the modem reads DBFR once every eight bit times. The BDA2
bit is set by the modem when DBFR has been read, thus requesting the next transmit data byte. The BDA2
bit is reset automatically when the host writes to DBFR. When BDA2 is set the modem must respond within
eight bit times or the modem will retransmit the data in register DBFR ( DBFR underrun condition ).
The LSB ( bit 0 ) in DBFR is transmitted first in time and the MSB ( bit 7 ) is transmitted last.
The least significant bit of register DBFR represents the oldest data and the most significant bit represents
the newest data received.
4.2 Transmitting Parallel Data