參數(shù)資料
型號(hào): KSZ8842-32MVLI
廠(chǎng)商: Micrel Inc
文件頁(yè)數(shù): 131/141頁(yè)
文件大?。?/td> 0K
描述: IC SWITCH ETH 2P 32BIT 128LQFP
標(biāo)準(zhǔn)包裝: 90
控制器類(lèi)型: 以太網(wǎng)開(kāi)關(guān)控制器
接口: PCI
電源電壓: 3.1 V ~ 3.5 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 128-LQFP
供應(yīng)商設(shè)備封裝: 128-LQFP(14x14)
包裝: 托盤(pán)
產(chǎn)品目錄頁(yè)面: 1081 (CN2011-ZH PDF)
配用: 576-1635-ND - BOARD EVALUATION KSZ8842-16MVL
其它名稱(chēng): 576-3270
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)當(dāng)前第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
Micrel, Inc.
KSZ8842-16/32 MQL/MVL/MVLI/MBL
October 2007
9
M9999-102207-1.9
List of Figures
Figure 1. KSZ8842M Functional Diagram ..................................................................................................................................... 1
Figure 2. Standard – KSZ8842-16 MQL 128-Pin PQFP (Top View)............................................................................................ 11
Figure 3. Option – KSZ8842-16 MVL 128-Pin LQFP (Top View) ................................................................................................ 11
Figure 4. KSZ8842-16MBL 100-Ball LFBGA (Top View)............................................................................................................. 12
Figure 5. Standard – KSZ8842-32 MQL 128-Pin PQFP (Top View)............................................................................................ 22
Figure 6. Option – KSZ8842-32 MVL 128-Pin LQFP (Top View) ................................................................................................ 22
Figure 7. Typical Straight Cable Connection ............................................................................................................................... 29
Figure 8. Typical Crossover Cable Connection ........................................................................................................................... 30
Figure 9. Auto Negotiation and Parallel Operation ...................................................................................................................... 31
Figure 10. Destination Address Lookup Flow Chart in Stage One .............................................................................................. 33
Figure 11. Destination Address Resolution Flow Chart in Stage Two ......................................................................................... 34
Figure 12. Mapping from ISA-like, EISA-like, and VLBus-like transactions to the KSZ8842M Bus ............................................. 40
Figure 13. KSZ8842M 8-Bit, 16-Bit, and 32-Bit Data Bus Connections....................................................................................... 40
Figure 14. 802.1p Priority Field Format ....................................................................................................................................... 47
Figure 15. Port 2 Far-End Loopback Path ................................................................................................................................... 50
Figure 16. Port 1 and port 2 Near-End (Remote) Loopback Path................................................................................................ 50
Figure 17. Asynchronous Cycle – ADSN = 0............................................................................................................................. 124
Figure 18. Asynchronous Cycle – Using ADSN......................................................................................................................... 125
Figure 19. Asynchronous Cycle – Using DATACSN ................................................................................................................. 126
Figure 20. Address Latching Cycle for All Modes...................................................................................................................... 127
Figure 21. Synchronous Burst Write Cycles – VLBUSN = 1...................................................................................................... 128
Figure 22. Synchronous Burst Read Cycles – VLBUSN = 1 ..................................................................................................... 129
Figure 23. Synchronous Write Cycle – VLBUSN = 0................................................................................................................. 130
Figure 24. Synchronous Read Cycle – VLBUSN = 0................................................................................................................. 131
Figure 25. EEPROM Read Cycle Timing Diagram .................................................................................................................... 132
Figure 26. Auto-Negotiation Timing........................................................................................................................................... 133
Figure 27. Reset Timing ............................................................................................................................................................ 134
Figure 28. 128-Pin PQFP Package.Figure 29. Optional 128-Pin LQFP Package .................................................................... 136
Figure 29. Optional 128-Pin LQFP Package ............................................................................................................................. 137
Figure 30. Optional 100-Ball LFBGA Package .......................................................................................................................... 138
相關(guān)PDF資料
PDF描述
KSZ8842-PMBL AM TR IC ETHERNET SW 2PORT 100LFBGA
KSZ8842-PMQLI IC ETHERNET SW 2PORT PCI 128PQFP
KSZ8851-16MLLI TR IC MAC CTLR 1PORT W/BUS 48LQFP
KSZ8851-16MLLJ IC CTLR MAC 1PORT NON-PCI 48LQFP
KSZ8851-32MQLI IC CTLR MAC/PHY NON PCI 128PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8842-MQL 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface
KSZ8842P 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:2-Port Ethernet Switch with PCI Interface
KSZ8842-PMBL 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-PMBL AM 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-PMBL AM TR 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray