tS D-Register Setup Time, G" />
參數(shù)資料
型號(hào): LC5512MV-75Q208I
廠商: Lattice Semiconductor Corporation
文件頁(yè)數(shù): 31/99頁(yè)
文件大?。?/td> 0K
描述: IC XPLD 512MC 7.5NS 208PQFP
標(biāo)準(zhǔn)包裝: 24
系列: ispXPLD® 5000MV
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 512
輸入/輸出數(shù): 149
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
33
Registered Delays
tS
D-Register Setup
Time, Global Clock
0.28
0.31
0.35
0.55
0.52
ns
tS_PT
D-Register Setup
Time, PT Clock
-0.13
-0.11
-0.10
-0.10
-0.07
ns
tH
D-Register Hold
Time
1.90
2.56
2.50
2.40
4.00
ns
tCOi
Register Clock to
OSA Time
0.72
1.03
0.68
0.93
1.50
ns
tCESi
Clock Enable Setup
Time
1.07
1.20
1.33
1.33
2.00
ns
tCEHi
Clock Enable Hold
Time
0.00
0.00
0.00
0.00
0.00
ns
tSIR
D-Input Register
Setup Time, Global
Clock
0.66
0.20
0.53
0.12
0.08
ns
tSIR_PT
D-Input Register
Setup Time, PT
Clock
0.42
0.37
0.34
0.34
0.22
ns
tHIR
D-Input Register
Hold Time, Global
Clock
0.84
1.31
1.01
1.41
2.91
ns
tHIR_PT
D-Input Register
Hold Time, PT
Clock
0.00
0.00
0.00
0.00
0.00
ns
Latched Delays
tSL
Latch Setup Time,
Global Clock
0.18
0.00
0.00
0.00
0.00
ns
tSL_PT
Latch Setup Time,
PT Clock
0.18
0.00
0.00
0.00
0.34
ns
tHL
Latch Hold Time
-0.06
0.00
0.00
0.00
-0.03
ns
tGOi
Latch Gate to OSA
Time
0.07
0.08
0.08
0.08
0.13
ns
tPDLi
Propagation Delay
through Latch to
OSA Transparent
0.52
0.58
0.65
0.65
0.97
ns
Reset and Set Delays
tSRi
Asynchronous
Reset or Set to OSA
Delay
0.23
0.26
0.29
0.29
0.43
ns
tSRR
Asynchronous
Reset or Set
Recovery
0.42
0.47
0.53
0.55
0.79
ns
eXtended Function Routing Delays
tROUTEMF
Delay through SRP
when Implementing
Memory Functions
2.00
2.25
2.51
2.61
3.76
ns
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
MIC3975-1.8BMM IC REG LDO 1.8V .75A 8-MSOP
VE-BTM-CY-F2 CONVERTER MOD DC/DC 10V 50W
LC5512MV-45Q208C IC XPLD 512MC 4.5NS 208PQFP
VE-BTM-CY-F1 CONVERTER MOD DC/DC 10V 50W
VE-BT1-CY-F4 CONVERTER MOD DC/DC 12V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5512MV-75Q256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-75Q256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-75Q484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-75Q484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-75Q672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family