參數(shù)資料
型號(hào): LC5768VG-75F484I
廠商: Lattice Semiconductor Corporation
文件頁(yè)數(shù): 17/99頁(yè)
文件大?。?/td> 0K
描述: IC XPLD 768MC 7.5NS 484FPBGA
標(biāo)準(zhǔn)包裝: 60
系列: ispMACH™ 5000VG
可編程類(lèi)型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 24
宏單元數(shù): 768
輸入/輸出數(shù): 304
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
包裝: 托盤(pán)
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
20
Programmable Slew Rate
The slew rate of outputs is carefully controlled. When outputs are configured as LVCMOS the devices support two
slew rates. This allows system noise and performance to be balanced in a design.
Programmable Bus-Maintenance
All general-purpose inputs have programmable bus maintenance circuitry. These are intended to maintain a valid
logic level into a device when driving devices go into the tri-state mode. Four options are available for users: pull-
up, pull-down, bus-keeper, or nothing.
Expanded In-System Programmability (ispXP)
The ispXPLD 5000MX family utilizes a combination of EEPROM non-volatile cells and SRAM technology to deliver
a logic solution that provides “instant-on” at power-up, a convenient single chip solution, and the capability for infi-
nite reconfiguration. A non-volatile array distributed within the device stores the device configuration. At power-up
this information is transferred in a massively parallel fashion into SRAM bits that control the operation of the device.
Figure 18 shows the different ports and modes that are used in the configuration and programming of the ispXPLD
5000MX devices.
Figure 18. ispXP Block Diagram
IEEE 1532 ISP
In-system programming of devices provides a number of significant benefits including rapid prototyping, lower
inventory levels, higher quality and the ability to make in-field modifications. All ispXPLD 5000MX devices provide
in-system programmability through their Boundary Scan Test Access Port. This capability has been implemented in
a manner that ensures that the port remains compliant to the IEEE 1532 standard. By using IEEE 1532 as the
communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined inter-
face.
The IEEE1532 programming interface allows programming of either the non-volatile array or reconfiguration of the
SRAM bits.
The ispXPLD 5000MX devices can be programmed across the commercial temperature and voltage range. The
PC-based Lattice software facilitates in-system programming of ispXPLD 5000MX devices. The software takes the
JEDEC file output produced by the design implementation software, along with information about the scan chain,
and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain
via the parallel port of a PC. Alternatively, the software can output files in formats understood by common auto-
mated test equipment. This equipment can then be used to program ispXPLD 5000MX devices during the testing
of a circuit board.
SRAM
Memory Space
E2CMOS
Memory Space
sysCONFIG Peripheral Port
sysCONFIG
ISP 1149.1 TAP Port
Power-up
Refresh
Programming
in seconds
Download in
microseconds
Configuration
in milliseconds
Port
Mode
Memory Space
ISP
1532
BACKGND
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
RCM10DRSH-S288 CONN EDGECARD 20POS .156 EXTEND
TAJS334K050RNJ CAP TANT 0.33UF 50V 10% 1206
LC5768VG-5F484C IC XPLD 768MC 5NS 484FPBGA
VI-2TV-CY-F3 CONVERTER MOD DC/DC 5.8V 50W
VI-2TV-CY-F1 CONVERTER MOD DC/DC 5.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5768VG-75FN484I 制造商:Lattice Semiconductor Corporation 功能描述:
LC58 制造商:Microsemi Corporation 功能描述:TVS SGL UNI-DIR 58V 1.5KW 2PIN DO-13 - Bulk 制造商:Microsemi Corporation 功能描述:TVS 1500V LOW CAP DO-202AA 制造商:Microsemi Corporation 功能描述:TVS DIODE 58VWM 103VC DO202AA
LC5800 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
LC5805 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:SINGLE-CHIP 4-BIT MICROCOMPUTER WITH LCD DRIVERS
LC580Z 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:GREEN OVAL LAMP LED