- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358799 > LH7A400N0W000 (Sharp Corporation) 32-Bit System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH7A400N0W000 |
| 廠商： | Sharp Corporation |
| 英文描述： | 32-Bit System-on-Chip |
| 中文描述： | 32位系統(tǒng)級芯片 |
| 文件頁數(shù)： | 33/53頁 |
| 文件大?。?/td> | 446K |
| 代理商： | LH7A400N0W000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
32-Bit System-on-Chip
LH7A400
Preliminary Data Sheet
12/8/03
33
Real Time Clock (RTC)
The RTC can be used to provide a basic alarm func-
tion or long time-base counter. This is achieved by gen-
erating an interrupt signal after counting for a
programmed number of cycles of a real-time clock
input. Counting in one second intervals is achieved by
use of a 1 Hz clock input to the RTC.
Battery Monitor Interface (BMI)
The LH7A400 BMI is a serial communication inter-
face specified for two types of Battery Monitors/Gas
Gauges. The first type employs a single wire interface.
The second interface employs a two-wire multi-master
bus, the Smart Battery System Specification. If both
interfaces are enabled at the same time, the Single
Wire Interface will have priority. A brief overview of
these two interface types are given here.
SINGLE WIRE INTERFACE
The Single Wire Interface performs:
Serial-to-parallel conversion on data received from
the peripheral device
Parallel-to-serial conversion on data transmitted to
the peripheral device
Data packet coding/decoding on data transfers
(incorporating Start/Data/Stop data packets)
The Single Wire interface uses a command-based
protocol, in which the host initiates a data transfer by
sending a WriteData/Command word to the Battery
Monitor. This word will always contain the Command
section, which tells the Single Wire Interface device the
location for the current transaction. The most signifi-
cant bit of the Command determines if the transaction
is Read or Write. In the case of a Write transaction,
then the word will also contain a WriteData section with
the data to be written to the peripheral.
SMART BATTERY INTERFACE
The SMBus Interface performs:
Serial-to-Parallel conversion on data received from
the peripheral device
Parallel-to-Serial conversion of data transmitted to
the peripheral device.
The Smart Battery Interface uses a two-wire multi-
master bus (the SMBus), meaning that more than one
device capable of controlling the bus can be connected
to it. A master device initiates a bus transfer and provides
the clock signals. A slave device can receive data pro-
vided by the master or it can provide data to the master.
Since more than one device may attempt to take control
of the bus as a master, SMBus provides an arbitration
mechanism, by relying on the wired-AND connection of
all SMBus interfaces to the SMBus.
DC-to-DC Converter
The features of the DC-DC Converter interface are:
Dual drive PWM outputs, with independent closed
loop feedback
Software programmable configuration of one of 8
output frequencies (each being a fixed divide of the
input clock).
Software programmable configuration of duty cycle
from 0 to 15/16, in intervals of 1/16.
Output polarity (for positive or negative voltage gen-
eration) is hardware-configured during power-on
reset via the polarity select inputs
Each PWM output can be dynamically switched to
one of a pair of preprogrammed frequency/duty
cycle combinations via external pins.
Watchdog Timer (WDT)
The Watchdog Timer provides hardware protection
against malfunctions. It is a programmable timer that is
reset by software at regular intervals. Failure to reset
the timer will cause a FIQ interrupt. Failure to service
the FIQ interrupt will then generate a System Reset.
The WDT features are:
Driven by the system clock
16 programmable time-out periods: 2
16
through 2
31
clock cycles
Generates a system reset (resets LH7A400) or a
FIQ Interrupt whenever a time-out period is reached
Software enable, lockout, and counter-reset mecha-
nisms add security against inadvertent writes
Protection mechanism guards against
interrupt-service-failure:
– The first WDT time-out triggers FIQ and asserts
nWDFIQ status flag
– If FIQ service routine fails to clear nWDFIQ, then
the next WDT time-out triggers a System Reset.
General Purpose I/O (GPIO)
The LH7A400 GPIO has eight ports, each with a
data register and a data direction register. It also has
added registers including Keyboard Scan, PINMUX,
GPIO Interrupt Enable, INTYPE1/2, GPIOFEOI and
PGHCON.
The data direction register determines whether a
port is configured as an input or an output while the
data register is used to read the value of the GPIO pins.
The GPIO Interrupt Enable, INTYPE1/2, and GPI-
OFEOI registers are used to control edge-triggered
Interrupts on Port F. The PINMUX register controls
what signals are output of Port D and Port E when they
are set as outputs, while the PGHCON controls the
operations of Port G and H.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH7A404 | 32 BIT SYSTEM ON CHIP |
| LHA674 | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-KM | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-L | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
| LHA674-LN | SIDELED Super-Bright, Hyper-Red GaAIAs-LED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH7A404 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32 BIT SYSTEM ON CHIP |
| LH7A404N0E000B0A | 功能描述:IC ARM922T MCU 200MHZ 324CABGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:BlueStreak ; LH7A 標(biāo)準(zhǔn)包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB（2K x 14） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件 |
| LH7A404N0E000B0A,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0E000B1A,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A404N0E000B2,551 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。