參數(shù)資料
型號(hào)： LU6612
廠商： Lineage Power
英文描述： Single-FET for 10Base-T/100Base-TX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX 的單快速以太網(wǎng)收發(fā)器)
中文描述： 單為10BASE-T/100BASE-TX快速以太網(wǎng)場(chǎng)效應(yīng)晶體管（應(yīng)用于10基數(shù)- T的和100基數(shù)，得克薩斯州的單快速以太網(wǎng)收發(fā)器）
文件頁(yè)數(shù)： 13/36頁(yè)
文件大?。?/td> 528K
代理商： LU6612
Lucent Technologies Inc.
13
Data Sheet
July 2000
LU6612
FASTCAT Single-FET for 10Base-T/100Base-TX
MII Station Management
Basic Operations
The primary function of station management is to transfer control and status information about the LU6612 to a
management entity. This function is accomplished by the MDC clock input, which has a maximum frequency of
12.5 MHz, along with the MDIO pin. The management interface (MII) uses MDC and MDIO to physically transport
information between the PHY and the station management entity.
A specific set of registers and their contents (described in Table 8) defines the nature of the information transferred
across this interface. Frames transmitted on the MII management interface will have the frame structure shown in
Table 6. The order of bit transmission is from left to right. Note that reading and writing of the management register
must be completed without interruption.
MII Management Frames
The fields and format for management frames are described in the following tables.
Table 6. MII Management Frame Fields and Format
Table 7. MII Management Frame Descriptions
Read/Write
(R/W)
R
W
Pre
ST
OP
PHYADD
REGAD
TA
DATA
Idle
1 . . . 1
1 . . . 1
01
01
10
01
AAAAA
AAAAA
RRRRR
RRRRR
Z0
10
DDDDDDDDDDDDDDDD
DDDDDDDDDDDDDDDD
Z
Z
Field
Pre
Description
Preamble.
The preamble is a series of 32 1s. The LU6612 will accept frames with no preamble.
This is indicated by a 1 in register 1, bit 6.
Start of Frame.
The start of frame is indicated by a 01 pattern.
Operation Code.
The operation code for a read transaction is 10. The operation code for a write
transaction is 01.
PHY Address.
The PHY address is 5 bits, allowing for 32 unique addresses. The first PHY address
bit transmitted and received is the MSB of the address. A station management entity, which is
attached to multiple PHY entities, must have prior knowledge of the appropriate PHY address for
each entity. The address 00000 is the broadcast address. This address will produce a match
regardless of the local address.
Register Address.
The register address is 5 bits, allowing for 32 unique registers within each PHY.
The first register address bit transmitted and received is the MSB of the address.
Turnaround.
The turnaround time is a 2-bit time spacing between the register address field and the
data field of a frame to avoid drive contention on MDIO during a read transaction. During a write to
the LU6612, these bits are driven to a 10 by the station. During a read, the MDIO is not driven dur-
ing the first bit time and is driven to a 0 by the LU6612 during the second bit time.
Data.
The data field is 16 bits. The first bit transmitted and received is bit 15 of the register being
addressed.
ST
OP
PHYADD
REGAD
TA
DATA
相關(guān)PDF資料
PDF描述
LU6X14FT Telecommunication IC
LU97 Telecommunication IC
LUC3X01 LAN Transceiver
LUCDA4044 Phase Frequency Detector
LUCDA4044AAPE HEADER, SMC VERT 4WAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LU6612-T64-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:LU6612 FASTCAT TM Single-FET for 10Base-T/100Base-TX
LU67 制造商:Thomas & Betts 功能描述:2 CONDUIT BODY,GRAY IRON,LU,F-7
LU670Z 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:GREEN OVAL LAMP LED
LU671 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:RED OVAL LAMP LED
LU680Z 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:GREEN OVAL LAMP LED
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*