- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377801 > M13S2561616A-4TG (ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC) 4M x 16 Bit x 4 Banks Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | M13S2561616A-4TG |
| 廠商： | ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| 中文描述： | 16M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| 封裝： | 0.400 X 875 INCH, 0.65 MM PITCH, LEAD FREE, TSOP2-66 |
| 文件頁數(shù)： | 22/48頁 |
| 文件大?。?/td> | 1232K |
| 代理商： | M13S2561616A-4TG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ES MT
M13S2561616A
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007
Revision : 1.3 22/48
Write Interrupted by a Precharge & DM
A burst write operation can be interrupted before completion of the burst by a precharge of the same bank. Random column
access is allowed. A write recovery time (t
WR
) is required from the last data to precharge command. When precharge command is
asserted, any residual data from the burst write cycle must be masked by DM.
<Burst Length = 8>
Precharge timing for Write operations in DRAMs requires enough time to allow “Write recovery” which is the time required by a
DRAM core to properly store a full “0” or “1” level before a Precharge operation. For DDR SDRAM, a timing parameter, t
WR
, is used
to indicate the required of time between the last valid write operation and a Precharge command to the same bank.
The precharge timing for writes is a complex definition since the write data is sampled by the data strobe and the address is
sampled by the input clock. Inside the SDRAM, the data path is eventually synchronizes with the address path by switching clock
domains from the data strobe clock domain to the input clock domain.
This makes the definition of when a precharge operation can be initiated after a write very complex since the write recovery
parameter must reference only the clock domain that is used to time the internal write operation i.e., the input clock domain.
t
WR
starts on the rising clock edge after the last possible DQS edge that strobed in the last valid and ends on the rising clock
edge that strobes in the precharge command.
0
1
3
4
5
6
7
8
CO MM AN D
DQS
DQ 's
DQS
DQ 's
NOP
NOP
NOP
NOP
NOP
Precharge
NOP
t
D Q S S m a x
D i n a 0 D i n a 1
WRITE A
D i n a 2 D i n a 3 D i n a 4 D i n a 5 D i n a 6 D i n a 7
t
D Q S S m i n
D M
WRITE B
D i n b 0
t
W R
D i n a 0 D i n a 1 D i n a 2 D i n a 3 D i n a 4 D i n a 5 D i n a 6 D i n a 7
D i n b 0 D i n b 1
C L K
C L K
t
W R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M13S2561616A-5TG | 4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S2561616A-6TG | 4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S256328A | 2M x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S32321A | 256K x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-6BG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M13S2561616A-5BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S2561616A-5BIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S2561616A-5TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S2561616A-5TIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S2561616A-6BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。