參數(shù)資料
型號(hào): M13S64164A-6TG
廠商: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
元件分類: DRAM
英文描述: 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
中文描述: 4M X 16 DDR DRAM, 0.7 ns, PDSO66
封裝: 0.400 X 0.875 INCH, 0.65 MM PITCH, LEAD FREE, TSOP2-66
文件頁數(shù): 23/49頁
文件大?。?/td> 1526K
代理商: M13S64164A-6TG
ES MT
Preliminary
M13S64164A
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007
Revision : 0.3 23/49
1. For the earliest possible Precharge command following a Write burst without interrupting the burst, the minimum time for write
recovery is defined by t
WR
.
2. When a precharge command interrupts a Write burst operation, the data mask pin, DQ, is used to mask input data during the
time between the last valid write data and the rising clock edge in which the Precharge command is given. During this time, the
DQS input is still required to strobe in the state of DM.
The minimum time for write recovery is defined by t
WR
.
3. For a Write with autoprecharge command, a new Bank Activate command may be issued to the same bank after t
WR
+ t
RP
where
t
WR
+ t
RP
starts on the falling DQS edge that strobed in the last valid data and ends on the rising clock edge that strobes in the
Bank Activate commands. During write with autoprecharge, the initiation of the internal precharge occurs at the same time as
the earliest possible external Precharge command without interrupting the Write burst as described in 1 above.
4. In all cases, a Precharge operation cannot be initiated unless t
RAS
(min) [minimum Bank Activate to Precharge time] has been
satisfied. This includes Write with autoprecharge commands where t
RAS
(min) must still be satisfied such that a Write with
autoprecharge command has the same timing as a Write command followed by the earliest possible Precharge command
which does not interrupt the burst.
Burst Stop
The burst stop command is initiated by having RAS and CAS high with CS and
WE
low at the rising edge of the clock
(CLK). The burst stop command has the fewest restriction making it the easiest method to use when terminating a burst read
operation before it has been completed. When the burst stop command is issued during a burst read cycle, the pair of data and
DQS (Data Strobe) go to a high impedance state after a delay which is equal to the CAS latency set in the mode register. The
burst stop command, however, is not supported during a write burst operation.
<Burst Length = 4, CAS Latency = 3 >
0
1
2
CL K
CL K
3
4
5
6
7
8
COMMAND
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
Burst Stop
CA S Lat en cy = 3
DQS
DQ's
Dout 0 Dout 1
相關(guān)PDF資料
PDF描述
M14256 Memory Card IC 256K Bit Serial IIC Bus EEPROM(256K位串行IIC總線EEPROM)
M145026 REMOTE CONTROL ENCODER/DECODER CIRCUIT
M145026B1 REMOTE CONTROL ENCODER/DECODER CIRCUIT
M145026D REMOTE CONTROL ENCODER/DECODER CIRCUIT
M145027 REMOTE CONTROL ENCODER/DECODER CIRCUIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M13S64164A-6TIG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S64322A 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Double Data Rate Synchronous DRAM
M-14 功能描述:TERM BARRIER 14CIRC DUAL ROW RoHS:是 類別:連接器,互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"(11.12mm) 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁(雙) 特點(diǎn):法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對(duì)苯二甲酸丁二酯(PBT),玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115
M140 功能描述:CUTTER SIZE 4 OVAL 制造商:swanstrom tools usa 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
M14001000300G 制造商:Pentair Technical Products / Hoffman 功能描述:2-dr Wall-Mt IP55 w/ 2 G.Pl