9
2
3
f
o
5
0
2
,
2
0
.
g
u
A
0
.
1
.
v
e
R
0
1
0
-
7
8
1
0
B
9
0
J
E
R
Page 251
28. Electrical characteristics
p
u
o
r
G
0
8
/
C
6
1
M
Timing requirements (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified)
Table 28.24 External clock input
(Note)
40
60
0
80
0
100
Max.
External clock rise time
ns
tr
Min.
External clock input cycle time
External clock input HIGH pulse width
External clock input LOW pulse width
External clock fall time
ns
tc
tw(H)
tw(L)
tf
Parameter
Symbol
Unit
Standard
18
100
40
18
Min.
Data input setup time
ns
tsu(DB-BCLK)
tsu(RDY-BCLK )
Parameter
Symbol
Unit
Max.
Standard
ns
RDY input setup time
Data input hold time
ns
th(RD-DB)
th(BCLK -RDY)
ns
RDY input hold time
ns
HOLD input setup time
tsu(HOLD-BCLK )
ns
HOLD input hold time
th(BCLK-HOLD )
Data input access time (RD standard, no wait)
ns
tac1(RD-DB)
ns
tac2(RD-DB)
tac3(RD-DB)
Data input access time (RD standard, with wait)
Data input access time (RD standard, when accessing multiplex bus area)
ns
td(BCLK-HLDA )
HLDA output delay time
tac1(RD – DB) =
f(BCLK) X 2
– 42
10
9
[ns]
tac2(RD – DB) =
f(BCLK) X 2
– 42
10 X m
9
[ns] (m=3, 5 and 7 when 1 wait, 2 wait and 3 wait, respectively)
(Note)
Data input access time (AD standard, CS standard, no wait)
ns
tac1(AD-DB)
(Note)
ns
tac2(AD-DB)
Data input access time (AD standard, CS standard, with wait)
(Note)
ns
tac3(AD-DB)
Data input access time (AD standard, CS standard, when accessing
multiplex bus area)
tac1(AD – DB) =
f(BCLK)
– 55
10 9
[ns]
tac2(AD – DB) =
– 55
10 X n
9
[ns] (n=2, 3 and 4 when 1 wait, 2 wait and 3 wait, respectively)
tac3(RD – DB) =
f(BCLK) X 2
– 55
10 X m
9
[ns] (m=3 and 5 when 2 wait and 3 wait, respectively)
tac3(AD – DB) =
f(BCLK) X 2
– 55
10 X n
9
[ns] (n=5 and 7 when 2 wait and 3 wait, respectively)
Note: Calculated according to the BCLK frequency as follows:
Note that inserting wait or using lower operation frequency f(BCLK) is needed when
calculated value is negative.
(Note)
ns
tac4(CAS-DB)
Data input access time (CAS standard, DRAM access)
(Note)
ns
tac4(RAS-DB)
Data input access time (RAS standard, DRAM access)
(Note)
ns
tac4(CAD-DB)
Data input access time (CAD standard, DRAM access)
tac4(RAS – DB) =
f(BCLK) X 2
– 55
10 X m
9
[ns] (m=3 and 5 when 1 wait and 2 wait, respectively)
tac4(CAS – DB) =
– 55
10 X n
9
[ns] (n=1 and 3 when 1 wait and 2 wait, respectively)
tac4(CAD – DB) =
f(BCLK)
– 55
10 X l
9
[ns] (l=1 and 2 when 1 wait and 2 wait, respectively)
f(BCLK)
f(BCLK) X 2
0
Data input hold time
ns
th(CAS-DB)
VCC = 3V
Table 28.25 Memory expansion and microprocessor modes