9
2
3
f
o
5
0
2
,
2
0
.
g
u
A
0
.
1
.
v
e
R
0
1
0
-
7
8
1
0
B
9
0
J
E
R
Page 112
15. Three-phase motor control timers’ functions
p
u
o
r
G
0
8
/
C
6
1
M
15. Three-phase motor control timers’ functions
Use of more than one built-in timer A and timer B provides the means of outputting three-phase motor
driving waveforms.
Figures 15.1 through 15.3 show registers related to timers for three-phase motor control.
No value other than “0” can be written.
Selecting three-phase PWM output mode causes the dead time timer, the U, V, W phase output control circuits, and the
timer B2 interrupt occurrences frequency set circuit works.
For U, U, V, V, W and W output from P80, P81, and P72 through P75, setting of function select registers A, B and C is
required.
In triangular wave modulation mode: The dead time timer starts in synchronization with the falling edge of timer Ai
output. The data transfer from the three-phase buffer register to the three-phase output shift register is made only once in
synchronization with the transfer trigger signal after writing to the three-phase output buffer register.
In sawtooth wave modulation mode: The dead time timer starts in synchronization with the falling edge of timer A
output and with the transfer trigger signal. The data transfer from the three-phase output buffer register to the three-
phase output shift register is made with respect to every transfer trigger.
Set bit 1 of this register to "1" after setting timer B2 interrupt frequency set counter.
Rewrite the INV00 to INV02 and INV06 bits when the timers A1,A2,A4 and B stop.
Three-phase PWM control register 0 (Note 5)
Symbol
Address
When reset
INVC0
030816
0016
b7
b6
b5
b4
b3 b2
b1
b0
Effective interrupt output
polarity select bit
INV00
Bit symbol
Bit
name
Description
RW
INV01
Effective interrupt output
specification bit
INV02
Mode select bit
(Note 2)
INV04
Positive and negative
phases concurrent L output
disable function enable bit
INV07
Software trigger bit
INV06
Modulation mode select
bit (Note 3)
INV05
Positive and negative
phases concurrent L output
detect flag
INV03
Output control bit
0: A timer B2 interrupt occurs when the
timer A1 reload control signal is “0”.
1: A timer B2 interrupt occurs when the
timer A1 reload control signal is “1”.
Effective only in three-phase mode 1
0: Not specified.
1: Selected by the effective interrupt
output polarity selection bit.
Effective only in three-phase mode 1
0: Normal mode
1: Three-phase PWM output mode
0: Output disabled
1: Output enabled
0: Feature disabled
1: Feature enabled
0: Not detected yet
1: Already detected
0: Triangular wave modulation mode
1: Sawtooth wave modulation mode
1: Trigger generated
The value, when read, is “0”.
(Note 1)
T
hree-phase PWM control register 1
Symbol
Address
When reset
INVC1
030916
XXX0X0002
Bit name
Description
Bit symbol
W
R
INV10
INV11
INV12
Timer Ai start trigger
signal select bit
Timer A1-1, A2-1, A4-1
control bit
Dead time timer count
source select bit
0: Timer B2 overflow signal
1: Timer B2 overflow signal,
signal for writing to timer B2
0: Three-phase mode 0
1: Three-phase mode 1
0 : f1
1 : f1/2
b7
b6 b5
b4
b3
b2
b1
b0
Noting is assigned.
When write, set "0". When read, their contents are "0".
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note : INV13 is valid when INV06 = 0 and INV11 = 1.
INV13
INV14
Carrier wave detect flag
(Note)
Output porality control bit
0: Rising edge of triangular waveform
1: Falling edge of triangular waveform
0 : Low active
1 : High active
X
––
(Note 4)
Figure 15.1 Registers related to timers for three-phase motor control