Under
development
Preliminary Specifications REV.B3
Specifications in this manual are tentative and subject to change.
Mitsubishi Microcomputers
M32C/83 group
SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER
Intelligent I/O
237
Transmission
Reception
Ch1 TM/WG
register
Ch2 TM/WG
register
Ch3 TM/WG
register
Ch4 TM/WG
register
Ch5 TM/WG
register
Ch6 TM/WG
register
Ch7 TM/WG
register
PWM
output
2 x (n+1)
Divider
Edge
select
Digital
filter
Gate
function
Edge
select
Digital
filter
Gate
function
Edge
select
Digital
filter
Edge
select
Digital
filter
PWM
output
PWM
output
INPC11
INPC12
INPC16
INPC17
BTS
BT1S
DF
GT
PR
8
/
OUTC10
/IST x D1
/BE1OUT
OUTC11
/ISCLK1
OUTC14
OUTC15
Arbitration
Comparator
(8-bit)
Comparator
(8-bit)
Comparator
(8-bit)
Comparator
(8-bit)
Special
interrupt
check
4
/
Comparison
register
(8-bit)
Comparison
register
(8-bit)
Comparison
register
(8-bit)
Comparison
register
(8-bit)
4
/
Buffer
register
Data register
(8-bit)
Shift
register
4
/
Prescale
function
Prescale
function
Start bit
generation circuit
Bit insert circuit
SOF
generation circuit
Stop bit
generation circuit
Transmit latch
Transmit data
generation circuit
Clock wait
control
circuit
SI/O transmit
buffer register
(8-bit)
Transmit
register
Transmit
buffer
Transmit output
register (8-bit)
Receive shift
register
Receive data
generation circuit
Start bit
check
Bit insert
check
Stop bit
check
Receive
CRC
Clock
selector
Clock
selector
PWM
output
OUTC16
OUTC17
OUTC12
OUTC13
f1
TM input from Gr0
(When cascaded)
WG input from Gr0
(When cascaded)
Ch0 TM/WG
register
16bits
Base timer
Reset
Reset request from
communication block
Gr0 base timer reset
Ch0 to ch7
interrupt request signal
Transmit interrupt
Transmit
CRC
Polarity
reversing
Transmit
buffer
HDLC data
transmit interrupt
Receive interrupt
SI/O receive
buffer register
(8bit)
Receive
buffer
Special
communication
interrupt
TM: Time Measurement
WG: Waveform Generation
Polarity
reversing
Receive input register
(8bit)
Receive shit
register
Receive
buffer
HDLC data
process interrupt
Start bit
Base timer carry input
(Note)
Note 1: Ch0 TM register can be used in 32-bit cascade connections.
Note 2: These pins aren’t connected with external pins in 100-pin version.
Note 3: Each register becomes reset status after supplying a clock by setting of the base timer control register 0.
(Note 2)
Transmit shift
register
Figure 1. 23. 2. Block diagram of intelligent I/O group 1