![](http://datasheet.mmic.net.cn/120000/M30833MJFP_datasheet_3558608/M30833MJFP_433.png)
CORRECT AND ERROR
M32C/83 GROUP DATA SHEET
Rev.
Date
Description
Page
Errror
Correct
( 2 / 7 )
mission, transfer clock is set to at least 6 divisions of
the base timer clock. Except this, transfer clock is set
to at least 20 divisions of the base timer clock.
Note 2
Addition
285
Figure 1.23.37
Delay timing of base timer
284
Table1.24.1
A-D conversion start condition
Timer B2 interrupt
Timer B2 interrupt occurrences frequency counter
overflow
B2
Feb/1/
2002
(con-
tinue
from
preced-
ing
page)
2, 3, 4 Table 1.1.1, 1.1.2
Clock generating circuit
4 built-in...circuit 3 built-in clock generation circuits
PLL freq. synthe.
Delete
Power consumption
29mA
26mA
44mA
38mA
6,10,
Fig 1.1.3-1.1.5
Note: P70 and P71 are N-channel...output.-> Add
11
18
Fig 1.1.6
System clock generator
PLL
Delete
Oscillation stop detection
Ring oscillator
24
7th line
Since the value.....due to the interruption. -> Add
27
Fig 1.4.3 (1)
(2) Processor mode register 1
XX00 X000 -> X000 00XX
(3) System clock control register 0
80 -> 0000 X000
(10) Oscillation stop detect register
XXXX 0000 -> 00
(17) VDC control register 1
Add
(21) DRAM refresh interval set register
XXXX ?000 -> ??
(46) CAN interrupt 1 control register
Add
(47) CAN interrupt 2 control register
Add
28
Fig 1.4.3 (2)
(70) CAN interrupt 0 control register
Add
28-31 Fig 1.4.3(2) (97)-(104), Fig 1.4.3(3) (142)-(149),
Fig 1.4.3(4) (187)-(194), Fig 1.4.3(5) (222)-(229)
Group 0 -3 time measurement/
waveform generation register 0-7
00 -> ??
29, 30 Fig 1.4.3(3) (124), Fig 1.4.3(4) (169)
Group 0,1 SI/O communication buffer register
Group 0,1 SI/O receive buffer register
Fig 1.4.3(3) (125), Fig 1.4.3(4) (170)
Group 0,1 receive data register
Group 0,1 transmit buffer/receive data register
(129) Group 0 SI/O comm cont register
X000 XXX -> 000 X011
(186) Group 1 SI/O expansion trans cont register
0000 00XX -> 0000 0XXX
31
Fig 1.4.3(5)
(238)-(241)
Group 3 waveform generate mask register 4-7
00 -> ??
32
Fig 1.4.3(6)
(270)-(308)
Note added
(270)-(302)
Reset value changed
33
Fig 1.4.3(7)
(309)-(338)
Note added
(314)-(318),(321),(323),(329),(331),(336)
Reset values changed
(337) CAN0 clock control register
CAN0 sleep control register
36
Fig 1.4.3(10) (461) A-D control register 2
X000 XXX0 -> X000 0000
B1
30/8/
2001
(continue
from
preced-
ing
page)