CORRECT AND ERROR
M32C/83 GROUP DATA SHEET
Rev.
Date
Description
Page
Errror
Correct
( 4 / 7 )
211
Note:1 Setting the C0CTLR0 register’s Reset0 bit
to 1 resets the CAN protocol control unit, with the
C0TSR register thereby initialized to 000016. Also,
setting the TSReset (timestamp count reset) bit to
1 initializes the C0TSR register to 000016 on-the-
fly (while the CAN protocol control unit remains
operating).
Note 1: Setting the C0CTLR0 register’s Reset0 and
Reset1 bits to 1 resets the CAN, and the C0TSR
register is thereby initialized to 000016. Also, setting
the TSReset (timestamp counter reset) bit to 1 ini-
tializes the C0TSR register to 000016 on-the-fly (while
the CAN remains operating; CAN0 status register’s
State_Reset bit is “0”).
212
Tq period = (C0BRP+1)
Tq period = (C0BRP+1)/CPU clock
220
Fig 1.22.19
b0
b2
b1
226
Fig 1.22.25
bit 0
Note 2 -> add
bit 1, When transmit, TrmData
When transmit, TrmActive
bit 3
Note 2 -> add
bit 6, 7, Transmit request flag
Transmit request bit
229
Fig 1.22.26, explanation of function
Change
230,
Fig 1.22.27, 1.22.28, 1.22.29
231,
Explanation of function
Message slot j (j=0 to 15) -> change
232
233
Fig 1.22.30, CAN0 message slot butter i data m
Symbol
C0SLOT0_m (m=0 to 3)
C0SLOT0_n (n=m+6, m=0 to 3)
C0SLOT0_m (m=4 to 7)
C0SLOT0_n (n=m+6, m=4 to 7)
C0SLOT1_m (m=0 to 3)
C0SLOT1_n (n=m+6, m=0 to 3)
C0SLOT1_m (m=4 to 7)
C0SLOT1_n (n=m+6, m=4 to 7)
235
Table 1.23.1
Group 2, WG register
-
-> 8chs
Group 3 Comm shift register
16bits x 2chs -> -
240
Fig 1.23.5, Group i base timer cont reg 0
Bit 2 to bit 6, explanations on fPLL
Delete
245
Table 1.23.2, Count reset condition, Group 2, 3
(3) Reset request ..... circuit
(3) Reset request ..... circuit (group 2 only)
245
Fig 1.23.10
fPLL
Delete
246
Fig 1.23.11
Newly added
248
Fig 1.23.13, the values when reset: 0016
000016
249
Table 1.23.3, select function, digital filter function
Strips off pulses less than 3 cycles long from f1
Pulses will pass when they match either f1 or the base
and the base timerclock.
timerclock 3 times.
250
Fig 1.23.14, (c)
Change
252
Fig 1.23.16, reset values for both registers
000016 -> XXXX16
256
Fig 1.23.20, When WG register is “xxxb16”
When WG register is “xxxa16”
270
Table 1.23.12
Transmission start condition
Write data to transmit buffer register
Write data to transmit buffer
Interrupt request generation timing
When transmitting
- When SI/O transmit buffer register is.....
- When transmit buffer is .....
When receiving
When....to SI/O communication buffer register
When.....to SI/O receive buffer register
B2
Feb/1/
2002
(con-
tinue
from
preced-
ing
page)