- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370837 > M32000D3FP (Mitsubishi Electric Corporation) SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M32000D3FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片32位CMOS微機 |
| 文件頁數(shù)： | 22/45頁 |
| 文件大小： | 565K |
| 代理商： | M32000D3FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D3FP
22
The M32000D3FP outputs the BURST signal and carries out a burst
transfer when reading "the word-size data aligned on the 32-bit bound-
ary" or "a maximum 4 words of instructions aligned on the 128-bit
boundary". The BURST signal is synchronized with the CLKIN falling
edge of the first bus access cycle and output "L" level. It returns to an
"H" level synchronized with the first CLKIN falling edge of the last
bus access cycle. Addresses A8 to A30 are output for each cycle.
When burst reading 32-bit data, the MSB-side 16-bit read bus cycle
is carried out first followed by the LSB-side 16-bit read bus cycle.
When the cache memory operation mode is the instruction cache
mode, and burst reading of the instructions within the 128-bit bound-
ary for cache replacement occurs, the bus cycle is driven a fixed 8
times from an arbitrary 32-bit boundary address and to wraparound
within the 128-bit boundary. When other than the instruction cache
mode is selected and burst reading a set of instructions of less than
128 bits, consecutive bus cycles are driven from an arbitrary 32-bit
boundary address as the top to the 128-bit line (A28 to A30 = "111").
Fig. 20 4-word (128-bit) burst read timing (1-0-0-0-0-0-0-0 wait)
Fig. 19 1-word (32-bit) burst read timing (1-0 wait)
"H"
idle
CLKIN
BS
A8 - A30
SID, ST
BCH, BCL
BURST
D0 - D15
DC
R/W
burst read (1 word)
idle
"Hi-z"
"Hi-z"
Note:
"Hi-z" means high-impedance, and indicates sampling timing.
Wait cycles can be inserted even when burst transferring by setting
DC = "H".
Keep DC signal at the "H" level during idle cycles.
Wait cycles can be inserted even when burst transferring by setting DC = "H".
Keep DC signal to at the "H" level during idle cycles.
"H"
idle
CLKIN
BS
A8 - A30
SID, ST
BCH, BCL
BURST
D0 - D15
DC
R/W
burst read ( 4 words)
idle
"Hi-z"
Note:
"Hi-z" means high-impedance, and indicates sampling timing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M32000D4 | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4AFP | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32170F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32174F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32170F3VFG | 32-BIT RISC SINGLE-CHIP MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M32000D4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4BFP-80 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32002AGLJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGMJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。