- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370837 > M32000D3FP (Mitsubishi Electric Corporation) SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M32000D3FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片32位CMOS微機 |
| 文件頁數(shù)： | 7/45頁 |
| 文件大小： | 565K |
| 代理商： | M32000D3FP |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D3FP
7
PIN DESCRIPTION (2/3)
type
bus
control
pin name
SID
name
space
identifier
I/O
I/O
(Hi-z)*
function
Space identifier between user space and I/O space.
SID = "L": user space
SID = "H": I/O space
SID is bidirectional. When accessing the internal DRAM from
outside the M32000D3FP while the M32000D3FP is in the hold
state, input an "L" level from the system bus side.
____
to the LSB side (D8 to D15). During a read bus cycle, both BCH
____
and BCL are an "L" level.
During a write bus cycle, either BCH and/or BCL is an "L" level
depending on the byte(s) to be written.
When accessing the internal DRAM from an external bus master,
the byte control signal is input from the system bus side.
When the M32000D3FP drives an external bus cycle, BS goes
to an "L" level at the start of the bus cycle.
__
In burst transfer, BS goes to the "L" level for each transfer
cycle. When accessing internal resources such as an internal
__
DRAM or internal I/O register, BS is not output.
Indicates whether the bus cycle that the M32000D3FP drives is
an instruction fetch access cycle or an operand access cycle.
ST = "L": for instruction fetch access
ST = "H": for operand access
ST = undefined: when idle
Outputs R/W to identify whether the external bus cycle a read or
a write cycle. When accessing the internal DRAM from an external
__
bus master, R/W is input from the external bus.
The M32000D3FP drives two consecutive bus cycles to access
32-bit data allocated on the 32-bit word boundary.
For instruction fetches, it drives 8 (max.) consecutive cycles
(8 cycles in instruction cache mode) to data on the 128-bit boundary.
During these consecutive bus cycles, BURST goes to "L" level.
When accessing 32-bit data, an "L" level followed by an "H" level
is output from address A30, because the MSB-side 16 bits are
accessed prior to the LSB-side 16 bits.
When accessing 128-bit data, the addresses are output from an
arbitrary 16-bit aligned address and wraparound within a 128-bit
aligned boundary.
____
____
byte control
I/O
(Hi-z)*
____
BS
bus start
output
(Hi-z)*
ST
bus status
output
(Hi-z)*
__
R/W
read/write
I/O
(Hi-z)*
BURST
burst
output
(Hi-z)*
* (Hi-z): This pin goes to high-impedance in the hold state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M32000D4 | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4AFP | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32170F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32174F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32170F3VFG | 32-BIT RISC SINGLE-CHIP MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M32000D4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4BFP-80 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32002AGLJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGMJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。