參數(shù)資料
型號: M34501E4FP
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
中文描述: 單芯片4位微機的CMOS
文件頁數(shù): 48/113頁
文件大?。?/td> 1252K
代理商: M34501E4FP
48
4501 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
LIST OF PRECAUTIONS
Noise and latch-up prevention
Connect a capacitor on the following condition to prevent noise
and latch-up;
connect a bypass capacitor (approx. 0.1
μ
F) between pins V
DD
and V
SS
at the shortest distance,
equalize its wiring in width and length, and
use relatively thick wire.
In the One Time PROM version, CNV
SS
pin is also used as V
PP
pin. Accordingly, when using this pin, connect this pin to V
SS
through a resistor about 5 k
(connect this resistor to CNV
SS
/
V
PP
pin as close as possible).
Register initial values 1
The initial value of the following registers are undefined after sys-
tem is released from reset. After system is released from reset,
set initial values.
Register Z (2 bits)
Register D (3 bits)
Register E (8 bits)
Register initial values 2
The initial value of the following registers are undefined at RAM
back-up. After system is returned from RAM back-up, set initial
values.
Register Z (2 bits)
Register X (4 bits)
Register Y (4 bits)
Register D (3 bits)
Register E (8 bits)
Stack registers (SK
S
) and stack pointer (SP)
Stack registers (SKs) are eight identical registers, so that subrou-
tines can be nested up to 8 levels. However, one of stack
registers is used respectively when using an interrupt service
routine and when executing a table reference instruction. Accord-
ingly, be careful not to over the stack when performing these
operations together.
Prescaler
Stop the prescaler operation to change its frequency dividing ra-
tio.
Timer count source
Stop timer 1 or 2 counting to change its count source.
Reading the count value
Stop timer 1 or 2 counting and then execute the TAB1 or TAB2
instruction to read its data.
Writing to the timer
Stop timer 1 or 2 counting and then execute the T1AB or T2AB
instruction to write its data.
Writing to reload register R1
When writing data to reload register R1 while timer 1 is operat-
ing, avoid a timing when timer 1 underflows.
10
11
12
13
Watchdog timer
The watchdog timer function is valid after system is released
from reset. When not using the watchdog timer function, execute
the DWDT instruction and the WRST instruction continuously,
and clear the WEF flag to
0
to stop the watchdog timer function.
The watchdog timer function is valid after system is returned from
the RAM back-up. When not using the watchdog timer function,
execute the DWDT instruction and the WRST instruction continu-
ously every system is returned from the RAM back-up, and stop
the watchdog timer function.
Multifunction
The input/output of D
2
, D
3
, P1
2
and P1
3
can be used even when
C, K, INT and CNTR (input) are selected.
The input of P1
2
can be used even when CNTR (output) is selected.
The input/output of P2
0
and P2
1
can be used even when A
IN0
and
A
IN1
are selected.
Program counter
Make sure that the PC
H
does not specify after the last page of
the built-in ROM.
POF and POF2 instructions
When the POF or POF2 instruction is executed continuously af-
ter the EPOF instruction, system enters the RAM back-up state.
Note that system cannot enter the RAM back-up state when ex-
ecuting only the POF or POF2 instruction.
Be sure to disable interrupts by executing the DI instruction be-
fore executing the EPOF instruction and the POF or POF2
instruction continuously.
P1
3
/INT pin
Note [1] on bit 3 of register I1
When the input of the INT pin is controlled with the bit 3 of regis-
ter I1 in software, be careful about the following notes.
Depending on the input state of the P1
3
/INT pin, the external 0 in-
terrupt request flag (EXF0) may be set when the bit 3 of register
I1 is changed. In order to avoid the occurrence of an unexpected
interrupt, clear the bit 0 of register V1 to
0
(refer to Figure 47
)
and then, change the bit 3 of register I1.
In addition, execute the SNZ0 instruction to clear the EXF0 flag
after executing at least one instruction (refer to Figure 47
).
Also, set the NOP instruction for the case when a skip is per-
formed with the SNZ0 instruction (refer to Figure 47
).
LA
TV1A
LA
TI1A
NOP
SNZ0
4
; (
0
2
)
; The SNZ0 instruction is valid...........
; (1
2
)
; Control of INT pin input is changed
...........................................................
; The SNZ0 instruction is executed
(EXF0 flag cleared)
...........................................................
8
NOP
: these bits are not used here.
Fig. 47 External 0 interrupt program example-1
14
相關PDF資料
PDF描述
M34501M2 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34501M4 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34512M2 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34512M4 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34514M8-756FP SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
相關代理商/技術參數(shù)
參數(shù)描述
M34501M2 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34501M2-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34501M4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34501M4-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34502E4 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER