- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69015 > M38049FFLWG 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M38049FFLWG |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| 封裝： | 6 X 6 MM, 0.65 MM PITCH, PLASTIC, LGA-64 |
| 文件頁(yè)數(shù)： | 97/131頁(yè) |
| 文件大小： | 1740K |
| 代理商： | M38049FFLWG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
Rev.1.00
Oct 27, 2008
Page 66 of 128
REJ03B0266-0100
3804 Group (Spec.L)
[I2C Control Register (S1D)] 001416
The I2C control register (S1D: address 001416) controls data
communication format.
Bits 0 to 2: Bit counter (BC0-BC2)
These bits decide the number of bits for the next 1-byte data to be
transmitted. The I2C interrupt request signal occurs immediately
after the number of count specified with these bits (ACK clock is
added to the number of count when ACK clock is selected by
ACK clock bit (bit 7 of S2, address 001516) have been
transferred, and BC0 to BC2 are returned to “0002”.
Also when a START condition is received, these bits become
“0002” and the address data is always transmitted and received in
8 bits.
Bit 3: I2C interface enable bit (ES0)
This bit enables to use the multi-master I2C-BUS interface.
When this bit is set to “0”, the use disable status is provided, so
that the SDA and the SCL become high-impedance. When the bit
is set to “1”, use of the interface is enabled.
When ES0 = “0”, the following is performed.
PIN = “1”, BB = “0” and AL = “0” are set (which are bits of
the I2C status register, S1, at address 001316 ).
Writing data to the I2C data shift register (S0: address 001116)
is disabled.
Bit 4: Data format selection bit (ALS)
This bit decides whether or not to recognize slave addresses.
When this bit is set to “0”, the addressing format is selected, so
that address data is recognized. When a match is found between a
slave address and address data as a result of comparison or when
a general call (refer to “I2C Status Register”, bit 1) is received,
transfer processing can be performed. When this bit is set to “1”,
the free data format is selected, so that slave addresses are not
recognized.
Bit 5: Addressing format selection bit (10BIT SAD)
This bit selects a slave address specification format. When this
bit is set to “0”, the 7-bit addressing format is selected. In this
case, only the high-order 7 bits (slave address) of the I2C slave
address registers 0 to 2 are compared with address data. When
this bit is set to “1”, the 10-bit addressing format is selected, and
all the bits of the I2C slave address registers 0 to 2 are compared
with address data.
Bit 7: I2C-BUS interface pin input level selection bit
(TISS)
This bit selects the input level of the SCL and SDA pins of the
multi-master I2C-BUS interface.
Fig. 63 Structure of I2C clock control register
TISS
ALS ES0
BC2 BC1 BC0
10BIT
SAD
I2C control register
(S1D: address 001416)
Bit counter (Number of
transmit/receive bits)
b2 b1 b0
00 0 : 8
00 1 : 7
01 0 : 6
01 1 : 5
10 0 : 4
10 1 : 3
11 0 : 2
11 1 : 1
I2C-BUS interface enable
bit
0: Disabled
1: Enabled
Data format selection bit
0: Addressing format
1: Free data format
Addressing format
selection bit
0: 7-bit addressing
format
1: 10-bit addressing
format
Not used
(return “0” when read)
I2C-BUS interface pin input
level selection bit
0: SMBUS input
1: CMOS input
b7
b0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38102M5-XXXSP | 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PDIP64 |
| M38103M6-XXXFP | 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PQFP64 |
| M38103M6-XXXSP | 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PDIP64 |
| M38114E8HFP | 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PQFP64 |
| M38112E4SP | 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PDIP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38049RLSS | 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類(lèi)型:* 適用于相關(guān)產(chǎn)品:* 所含物品:* |
| M3806 | 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類(lèi)型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度: |
| M3806 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000' |
| M3806 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 500' |
| M3806 BK005 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 100' |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。