High Speed Monolithic Pulse Width Modulator
TEST CIRCUIT DESCRIPTION (JTAG)
GENERAL DESCRIPTION
The Test Access Port conforms with the IEEE standard 1149.1.
This standard defines a test access port and boundary-scan architecture for digital integrated
circuits.
The facilities defined by the standard seek to provide a solution to the problem of testing
assembled printed circuit boards and other products based on highly complex digital
integrated circuits and high-density surface-mounting assembly techniques. They also
provide a means of accessing and controlling design-for-test features build into digital
integrated circuits themselves.
PIN DESCRIPTION
TCK,TMS,TDI,TRST,TDO are used in this test operation.
Test Clock Input (TCK)
TCK provides the clock for the test logic defined by this standard. Stored-state devices
contained in the test logic retain their state indefinitely when the signal applied to TCK is
stopped at 0.
Test Mode Select Input (TMS)
The signal received at TMS is decoded by the TAP controlled to control test operation.
The signal presented at TMS is sampled by the test logic on the rising edge of TCK.
Test Data Input (TDI)
Serial test instructions and data are received by the test logic at TDI.
The signal presented at TDI is sampled by the test logic on the rising edge of TCK.
Test Reset Input (TRST)
The TRST input provides for asynchronous initialization of the TAP controller.
If TRST is included in the TAP, then the TAPcontroller is asynchronously reset to the Test-
Logic-Reset controller state when a logic 0 is applied to TRST.
Test Data Input (TDO)
TDO is a serial output for test instructions and data from the test logic defined in this
standard.
Changes in the state of the signal driven through TDO occur only on the falling edge of
TCK. The TDO driver is set to its inactive drive state except when the scanning of data is in
progress.
MITSUBISHI <DIGITAL ASSP>
M66244FP
(11/15)
C 1998 MITSUBISHI ELECTRIC CORPORATION
June 1998 Ver.8.0.0