- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370992 > M66244FP (Mitsubishi Electric Corporation) High Speed Monolithic Pulse Width Modulator PDF資料下載
參數(shù)資料
| 型號(hào)： | M66244FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | High Speed Monolithic Pulse Width Modulator |
| 中文描述： | 單片高速脈寬調(diào)制器 |
| 文件頁(yè)數(shù)： | 14/15頁(yè) |
| 文件大小： | 78K |
| 代理商： | M66244FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)
High Speed Monolithic Pulse Width Modulator
INSTRUCTION DESCRIPTION
INSTRUCTION SET
MITSUBISHI <DIGITAL ASSP>
M66244FP
Instruction
Code (Binary)
Selected TDR
BYPASS
SAMPLE/PRELAOD
EXTEST
IDCODE
000
001
010
111
BSR (Boundary Scan Register)
DIR (Device Identification Register)
BSR
BPR (Bypass Register)
(14/15)
C 1998 MITSUBISHI ELECTRIC CORPORATION
EXTEST INSTRUCTION
EXTEST instruction allows testing of off-cihp circuitry and board level interconnections. Data
would typically be loaded onto the latched parallel outputs of boundary-scan shift-register
stages using the SAMPLE/PRELOAD instruction prior to selection of the EXTEST instruction.
The EXTEST instruction select only the BSR(Boundary-scan register) to be connected for
serial access between TDI and TDO in the Shift-DR controller state.
When the EXTEST instruction is selected, the state of all signals received at system input
pins are loaded into the boundary-scan register on the rising edge of TCK in the Capture-DR
controller state.
PWMOUT pin does not have BSR, so PWMOUT pin can not test interconnection to board
using the EXTEST instruction.
BYPASS INSTRUCTION
The bypass register contains a single shift-register stage and is used to provided a minimum-
length serial path between the TDI and the TDO pins of a M66244FP when no test operation of
M66244FP is required.
This allows more rapid movement of test data to and from other components on a board that
are required to perform test operations.
The BYPASS instruction select the bypass register to be connected for serial access between
TDI and TDO in the Shift-DR controller state.
June 1998 Ver.8.0.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66250 | 5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250FP | 5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250P | 5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66252FP | 1152 x 8-BIT LINE MEMORY FIFO |
| M66252P | 1152 x 8-BIT LINE MEMORY FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66250 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:5120*8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250P | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:5120*8-BIT LINE MEMORY(FIFO/LIFO) |
| M66252FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1152 x 8-BIT LINE MEMORY FIFO |
| M66252P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1152 x 8-BIT LINE MEMORY FIFO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。