- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370992 > M66244FP (Mitsubishi Electric Corporation) High Speed Monolithic Pulse Width Modulator PDF資料下載
參數(shù)資料
| 型號： | M66244FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | High Speed Monolithic Pulse Width Modulator |
| 中文描述： | 單片高速脈寬調(diào)制器 |
| 文件頁數(shù)： | 15/15頁 |
| 文件大?。?/td> | 78K |
| 代理商： | M66244FP |
High Speed Monolithic Pulse Width Modulator
MITSUBISHI <DIGITAL ASSP>
M66244FP
IDCOAD INSTRUCTION
Use of the device identification register allows a code to be serially read from the component
that shows:
(1)The version number for the part
(2)The part number
(3)The manufacturer's identity
The IDCODE instruction select only the device identification register to be connected for serial
access between TDI and TDO in the Shift-DR controller state.
When the IDCODE instruction is selected, the vendor identification code is loaded into the
device identification register on the rising edge of TCK following entry into Capture-DR
controller state.
ID code of M66244FP is as follow;
(15/15)
Version
(4bit)
Part num.
(16bit)
Manufacture num.
(11bit)
LSB
(4bit)
bit num.
code
code
code
27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12
11 10 9 8 7 6 5 4 3 2 1
0 0 0 0 0 0 1 1 1 0 0
0
1
31 30 29 28
0 0 0 0
0 0 0 1 1 0 0 0 0 1 1 0 0 1 0 0
binary code
of "6244"
JEDEC code
of MITSUBISHI
fixed value
code
bit num.
bit num.
bit num.
SAMPLE/PRELOAD INSTRUCTION
The SAMPLE/PRELOAD instruction allows a snapshot of normal operation of the component
to the taken and examined. It also allows data values to be loaded onto the latched parallel
outputs of the boundary-scan shift register prior to selection of the other boundary-scan test
instruction.
The SAMPLE/PRELOAD instruction select only the boundary-scan register to be connected
for serial access between TDI and TDO in the Shift-DR controller state.
When SAMPLE/PRELOAD instruction is selected, the state of all signals flowing through
system pins are loaded into the register on the rising edge of TCK in the Capture-DR controller
state.
When SAMPLE/PRELOAD instruction is selected, parallel output registers/latches included in
boundary-scan register cells load the data held associated shift-register stage on the falling
edge of TCK in the Update-DR controller state.
C 1998 MITSUBISHI ELECTRIC CORPORATION
June 1998 Ver.8.0.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66250 | 5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250FP | 5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250P | 5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66252FP | 1152 x 8-BIT LINE MEMORY FIFO |
| M66252P | 1152 x 8-BIT LINE MEMORY FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66250 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:5120 X 8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:5120*8-BIT LINE MEMORY(FIFO/LIFO) |
| M66250P | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:5120*8-BIT LINE MEMORY(FIFO/LIFO) |
| M66252FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1152 x 8-BIT LINE MEMORY FIFO |
| M66252P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1152 x 8-BIT LINE MEMORY FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。