參數(shù)資料
型號: M68HC11D3CFB1
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
封裝: QFP-44
文件頁數(shù): 42/124頁
文件大?。?/td> 5398K
代理商: M68HC11D3CFB1
CENTRAL PROCESSING UNIT
3-4
TECHNICAL DATA
When a subroutine is called by a jump to subroutine (JSR) or branch to subroutine
(BSR) instruction, the address of the instruction after the JSR or BSR is automatically
pushed onto the stack, least significant byte first. When the subroutine is finished, a
return from subroutine (RTS) instruction is executed. The RTS pulls the previously
stacked return address from the stack, and loads it into the program counter. Execu-
tion then continues at this recovered return address.
When an interrupt is recognized, the current instruction finishes normally, the return
address (the current value in the program counter) is pushed onto the stack, all of the
CPU registers are pushed onto the stack, and execution continues at the address
specified by the vector for the interrupt. At the end of the interrupt service routine, an
RTI instruction is executed. The RTI instruction causes the saved registers to be pulled
off the stack in reverse order. Program execution resumes at the return address.
There are instructions that push and pull the A and B accumulators and the X and Y
index registers. These instructions are often used to preserve program context. For ex-
ample, pushing accumulator A onto the stack when entering a subroutine that uses ac-
cumulator A, and then pulling accumulator A off the stack just before leaving the
subroutine, ensures that the contents of a register will be the same after returning from
the subroutine as it was before starting the subroutine.
3.1.5 Program Counter (PC)
The program counter, a 16-bit register, contains the address of the next instruction to
be executed. After reset, the program counter is initialized from one of six possible
vectors, depending on operating mode and the cause of reset.
3.1.6 Condition Code Register (CCR)
This 8-bit register contains five condition code indicators (C, V, Z, N, and H), two inter-
rupt masking bits, (IRQ and XIRQ) and a stop disable bit (S). In the M68HC11 CPU,
condition codes are automatically updated by most instructions. For example, load ac-
cumulator A (LDAA) and store accumulator A (STAA) instructions automatically set or
clear the N, Z, and V condition code flags. Pushes, pulls, add B to X (ABX), add B to
Y (ABY), and transfer/exchange instructions do not affect the condition codes. Refer
to Table 3-2, which shows what condition codes are affected by a particular instruc-
tion.
3.1.6.1 Carry/Borrow (C)
The C bit is set if the arithmetic logic unit (ALU) performs a carry or borrow during an
arithmetic operation. The C bit also acts as an error flag for multiply and divide opera-
Table 3-1 Reset Vector Comparison
POR or Pin
Clock Monitor
COP Watchdog
Normal
$FFFE, F
$FFFC, D
$FFFA, B
Test or Boot
$BFFE, F
$BFFC, D
$BFFA, B
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
M68HC711D0CFN 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
M68HC711D0CFB 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
MAC7101CPV50 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68HC11E 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Microcontrollers
M68HC11E_03 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter
M68HC11E0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
M68HC11E1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
M68HC11E8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers