參數(shù)資料
型號： M68HC11D3CFB1
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
封裝： QFP-44
文件頁數(shù)： 74/124頁
文件大?。?/td> 5398K
代理商： M68HC11D3CFB1
RESETS AND INTERRUPTS
TECHNICAL DATA
5-9
5.4.1 Interrupt Recognition and Register Stacking
An interrupt can be recognized at any time after it is enabled by its local mask, if any,
and by the global mask bit in the CCR. Once an interrupt source is recognized, the
CPU responds at the completion of the instruction being executed. Interrupt latency
varies according to the number of cycles required to complete the current instruction.
When the CPU begins to service an interrupt, the contents of the CPU registers are
pushed onto the stack in the order shown in Table 5-5. After the CCR value is stacked,
the I bit and the X bit, if XIRQ is pending, are set to inhibit further interrupts. The inter-
rupt vector for the highest priority pending source is fetched, and execution continues
at the address specified by the vector. At the end of the interrupt service routine, the
return from interrupt instruction is executed and the saved registers are pulled from the
stack in reverse order so that normal program execution can resume. Refer to SEC-
TION 3 CENTRAL PROCESSING UNIT for further information.
Table 5-4 Interrupt and Reset Vector Assignments
Vector Address
Interrupt Source
CCR Mask
Local
Mask
FFC0, C1 — FFD4, D5
Reserved
—
FFD6, D7
SCI Serial System
I Bit
—
SCI Transmit Complete
TCIE
SCI Transmit Data Register Empty
TIE
SCI Idle Line Detect
ILIE
SCI Receiver Overrun
RIE
SCI Receive Data Register Full
RIE
FFD8, D9
SPI Serial Transfer Complete
I Bit
SPIE
FFDA, DB
Pulse Accumulator Input Edge
I Bit
PAII
FFDC, DD
Pulse Accumulator Overflow
I Bit
PAOVI
FFDE, DF
Timer Overflow
I Bit
TOI
FFE0, E1
Timer Input Capture 4/Output Compare 5
I Bit
I4/O5I
FFE2, E3
Timer Output Compare 4
I Bit
OC4I
FFE4, E5
Timer Output Compare 3
I Bit
OC3I
FFE6, E7
Timer Output Compare 2
I Bit
OC2I
FFE8, E9
Timer Output Compare 1
I Bit
OC1I
FFEA, EB
Timer Input Capture 3
I Bit
IC3I
FFEC, ED
Timer Input Capture 2
I Bit
IC2I
FFEE, EF
Timer Input Capture 1
I Bit
IC1I
FFF0, F1
Real Time Interrupt
I Bit
RTII
FFF2, F3
IRQ (External Pin)
I Bit
None
FFF4, F5
XIRQ Pin
X Bit
None
FFF6, F7
Software Interrupt
None
FFF8, F9
Illegal Opcode Trap
None
FFFA, FB
COP Failure
None
NOCOP
FFFC, FD
Clock Monitor Fail
None
CME
FFFE, FF
RESET
None
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
M68HC711D0CFN 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
M68HC711D0CFB 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
MAC7101CPV50 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68HC11E 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Microcontrollers
M68HC11E_03 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter
M68HC11E0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
M68HC11E1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
M68HC11E8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*