參數(shù)資料
型號： M68HC11D3CFB1
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
封裝： QFP-44
文件頁數(shù)： 69/124頁
文件大小： 5398K
代理商： M68HC11D3CFB1
RESETS AND INTERRUPTS
TECHNICAL DATA
5-5
5.2.3 Parallel I/O
When a reset occurs in expanded multiplexed operating modes, the pins used for par-
allel I/O are dedicated to the expansion bus. In single-chip and bootstrap modes, all
ports are parallel I/O data ports. In expanded multiplexed and test modes, ports B, C,
and lines DATA6/AS and DATA7/R/W are a memory expansion bus with port B as a
high-order address bus, port C as a multiplexed address and data bus, AS as the de-
multiplexing signal, and R/as the data bus direction control. The CWOM bit in PIOC is
cleared so that port C is not in wired-OR mode. Port A, bits [0:3] and 7; and ports B,
C, and D are general-purpose I/O at reset and set for input. For this reason the pins
are configured as high impedance upon reset. Port A bits [4:6] are outputs, so high im-
pedance protection is not necessary.
NOTE
Do not confuse pin function with the electrical state of the pin at reset.
All general-purpose I/O pins configured as inputs at reset are in a
high impedance state. Port data registers reflect the port's functional
state at reset. The pin function is mode dependent.
5.2.4 Timer
During reset, the timing system is initialized to a count of $0000. The prescaler bits are
cleared, and all output compare registers are initialized to $FFFF. All input capture reg-
isters are indeterminate after reset. The output compare 1 mask (OC1M) register is
cleared so that successful OC1 compares do not affect any I/O pins. The other four
output compares are configured so that they do not affect any I/O pins on successful
compares. All input capture edge-detector circuits are configured for capture disabled
operation. The timer overflow interrupt flag and all eight timer function interrupt flags
are cleared. All nine timer interrupts are disabled because their mask bits have been
cleared.
The I4/O5 bit in the PACTL register is cleared to configure the I4/O5 function as OC5;
however, the OM5:OL5 control bits in the TCTL1 register are clear so OC5 does not
control the PA3 pin.
5.2.5 Real-Time Interrupt
The real-time interrupt flag (RTIF) is cleared and automatic hardware interrupts are
masked. The rate control bits are cleared after reset and can be initialized by software
before the real-time interrupt (RTI) system is used. After reset, a full RTI period elaps-
es before the first RTI interrupt.
5.2.6 Pulse Accumulator
The pulse accumulator system is disabled at reset so that the PAI input pin defaults to
being a general-purpose input pin (PA7).
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
M68HC711D0CFN 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
M68HC711D0CFB 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
MAC7101CPV50 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP144
相關代理商/技術參數(shù)
參數(shù)描述
M68HC11E 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Microcontrollers
M68HC11E_03 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter
M68HC11E0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
M68HC11E1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
M68HC11E8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*