- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180472 > MACH1 (Lattice Semiconductor Corporation) High-Performance EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | MACH1 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | 高性能電子工程CMOS可編程邏輯 |
| 文件頁(yè)數(shù)： | 26/48頁(yè) |
| 文件大?。?/td> | 1136K |
| 代理商： | MACH1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
32
MACH 1 & 2 Families
Notes:
1. See “Switching Test Circuit” in the General Information section of the Vantis 1999 Data Book.
2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modied where
this parameter may be affected.
3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.
CAPACITANCE 1
Note:
1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modied where
these parameters may be affected.
tWIGL
Input Latch Gate Width LOW
234666
7.5
ns
tPDLL
Input, I/O, or Feedback to Output Through
Transparent Input and Output Latches
11
12.5
16
17
19
23
ns
tAR
Asynchronous Reset to Registered or Latched
Output
9
9.5
13
16
19.5
20
24
ns
tARW
Asynchronous Reset Width (Note 2)
4
5
10
12
14.5
15
18
ns
tARR
Asynchronous Reset Recovery Time
(Note 2)
4
5
7.5
8
101012
ns
tAP
Asynchronous Preset to Registered or Latched
Output
9
9.5
13
16
19.5
20
24
ns
tAPW
Asynchronous Preset Width (Note 2)
4
5
10
12
14.5
15
18
ns
tAPR
Asynchronous Preset Recovery Time (Note 2)
4
5
7.5
8
10
12
ns
tEA
Input, I/O, or Feedback to Output Enable
9
9.5
10
12
15
18
ns
tER
Input, I/O, or Feedback to Output Disable
9
9.5
10
12
15
18
ns
tLP
tPD Increase for Powered-down Macrocell (Note 3)
9
10
ns
tLPS
tS Increase for Powered-down Macrocell (Note 3)
6777777
ns
tLPCO
tCO Increase for Powered-down Macrocell (Note 3)
0000000
ns
tLPEA
tEA Increase for Powered-down Macrocell (Note 3)
9
10
ns
Parameter Symbol
Parameter Description
Test Conditions
Typ
Unit
CIN
Input Capacitance
VIN = 2.0V
VCC = 5.0V,
TA = 25°C
f = 1 MHz
6pF
COUT
Output Capacitance
VOUT = 2.0V
8
pF
MACH231 AND MACH231SP (CONTINUED)
SWITCHING CHARACTERISTICS OVER OPERATING RANGES
1
Parameter
Symbol
Parameter Description
-6
-7
-10
-12
-14
-15
-18
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH210A-10JC | High-Density EE CMOS Programmable Logic |
| MACH210A-10VC | High-Density EE CMOS Programmable Logic |
| MACH210A-12JC | High-Density EE CMOS Programmable Logic |
| MACH210A-12VC | High-Density EE CMOS Programmable Logic |
| MACH210A-7 | High-Density EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH10015JC | 制造商:AMD 功能描述:NEW |
| MACH102-24TP-F | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 24 PORTS 10/100BASETX, 2 GIG COMBO PORTS |
| MACH102-24TP-FR | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT SWITCH, 24 PORTS 10/100BASETX, 2 COMBO PORTS |
| MACH102-8TP | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 COMBO PORTS |
| MACH102-8TP-F | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 GIG COMBO PORTS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。