- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180472 > MACH1 (Lattice Semiconductor Corporation) High-Performance EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | MACH1 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | 高性能電子工程CMOS可編程邏輯 |
| 文件頁數(shù)： | 5/48頁 |
| 文件大?。?/td> | 1136K |
| 代理商： | MACH1 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
MACH 1 & 2 Families
13
JTAG IN-SYSTEM PROGRAMMING
Programming devices in-system provides a number of signicant benets including: rapid
prototyping, lower inventory levels, higher quality, and the ability to make in-eld modications.
All MACHxxxSP devices provide in-system programming (ISP) capability through their JTAG ports.
This capability has been implemented in a manner that insures that the JTAG port remains
compliant to the IEEE 1149.1 standard. By using JTAG as the communication interface through
which ISP is achieved, customers benet from a standard, well-dened interface.
MACHxxxSP devices can be programmed across the commercial temperature and voltage range.
These devices tristate the outputs during programming. Lattice/Vantis provides its free PC-based
Lattice/VantisPRO software to facilitate in-system programming. Lattice/VantisPRO software takes
the JEDEC le output produced by Vantis’ design implementation software, along with information
about the JTAG chain, and creates a set of vectors that are used to drive the JTAG chain. Lattice/
VantisPRO software can use these vectors to drive a JTAG chain via the parallel port of a PC.
Alternatively, Lattice/VantisPRO software can output les in formats understood by common
automated test equipment. This equipment can then be used to program MACHxxxSP devices
during the testing of a circuit board. For more information about in-system programming, refer to
the separate document entitled MACH ISP Manual.
BUS-FRIENDLY INPUTS AND I/Os
The MACH 1 & 2 inputs and I/Os include two inverters in series which loop back to the input.
This double inversion weakly holds the input at its last driven logic state. For the circuit diagram,
please refer to the Input/Output Equivalent Schematics (page 393) in the General Information
Section of the Vantis 1999 Data Book.
PCI COMPLIANT
The MACH 1 & 2 families in -5/-6/-7/-10/-12 speed grades are fully compliant with the PCI Local
Bus Specication published by the PCI Special Interest Group. The MACH 1 & 2 families’
predictable timing ensures compliance with the PCI AC specications independent of the design.
POWER-DOWN MODE
The MACH 1 & 2 families feature a programmable low-power mode in which individual signal
paths can be programmed for low power. These low-power speed paths will be slower than the
non-low-power paths. This feature allows speed critical paths to run at maximum frequency while
the rest of the paths operate in the low-power mode, resulting in power savings of up to 75%. If
all of the signals in a PAL block are in low-power mode, then the total power is reduced even
further.
SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS
All MACHxxxSP and most of the MACH 1 & 2 devices are safe for mixed supply voltage system
designs. These 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V,
while they can accept inputs from other 3.3-V devices. The MACH 1 & 2 families provide easy-to-
use mixed-voltage design compatibility. For more information, refer to the Technical Note entitled
Mixed Supply Design with MACH 1 & 2 SP Devices.
POWER-UP RESET
All ip-ops power-up to a logic LOW for predictable system initialization. The actual values of
the outputs of the MACH devices will depend on the conguration of the macrocell. To guarantee
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH210A-10JC | High-Density EE CMOS Programmable Logic |
| MACH210A-10VC | High-Density EE CMOS Programmable Logic |
| MACH210A-12JC | High-Density EE CMOS Programmable Logic |
| MACH210A-12VC | High-Density EE CMOS Programmable Logic |
| MACH210A-7 | High-Density EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH10015JC | 制造商:AMD 功能描述:NEW |
| MACH102-24TP-F | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 24 PORTS 10/100BASETX, 2 GIG COMBO PORTS |
| MACH102-24TP-FR | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT SWITCH, 24 PORTS 10/100BASETX, 2 COMBO PORTS |
| MACH102-8TP | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 COMBO PORTS |
| MACH102-8TP-F | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 GIG COMBO PORTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。