- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17022 > MAX11040KDBEVKIT# (Maxim Integrated Products)KIT EVAL FOR MAX11040 W/FMC CONN PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX11040KDBEVKIT# |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 22/35頁 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR MAX11040 W/FMC CONN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 軟件下載： | MAX11040KEVKIT |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 4 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.07M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 輸入范圍： | ±2.2 V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | MAX11040K |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
29
Maxim Integrated
Referring back to the analog input, since the entire sam-
pling section of the converter also paused for two clock
cycles, the sampling point for sample 5 is also paused
by two clock cycles, possibly creating a small distur-
bance at the SYNC falling edge. This disturbance is fil-
tered with the digital filter, which makes it less distinct.
If the SYNC falling edge occurred during the same XIN
clock period as the DRDYOUT signal, the disturbance
does not affect the periodic timing since the SYNC
falling edge would demand a pause of zero XIN clock
cycles. Hence, connecting the DRDYOUT of the last
converter to the SYNC inputs of many converters, as
illustrated in Figure 13, aligns the sampling of the con-
verters on the first SYNC falling edge, but does not dis-
turb a regular sampling process for future samples.
See the
Multiple Device Synchronization section for dif-
ferent ways to use the SYNC input.
Transfer Function
Figures 17 shows the bipolar I/O transfer function.
Code transitions occur halfway between successive-
integer LSB values. Output coding is binary, with 1 LSB
= (0.88 x VREFIO) x 2/524,288 in 19-bit mode, (0.88 x
VREFIO) x 2/16,777,216 in 24-bit mode, and (0.88 x
VREFIO) x 2/65536 for the MAX11060.
Power-On Reset
The serial interface, logic, digital filter, and modulator
circuits reset to zero at power-up. The power-on reset
circuit releases this reset no more than 1ms after
VDVDD rises above 2V.
OUTPUT CODE
DIFFERENTIAL INPUT VOLTAGE (LSB)
FS
FS - 3/2 LSB
0
-FS
FULL-SCALE
TRANSITION
*N = 19 FOR 19-BIT TRANSFER
FUNCTION,
N = 24 FOR 24-BIT TRANSFER
FUNCTION
FS = +0.88 x VREFIO
ZS = 0
-FS = -0.88 x VREFIO
1 LSB =
2(0.88 x VREFIO)
2N*
100...001
100...000
111...110
000...010
011...111
011..110
000...011
000...001
000...000
111...111
N = 16 FOR MAX11060
Figure 17. ADC Transfer Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9637-80EBZ | BOARD EVAL FOR AD9637 |
| CM453232-100KL | INDUCTOR CHIP 10UH 10% 1812 SMD |
| EEC44DREH-S13 | CONN EDGECARD 88POS .100 EXTEND |
| AD9277-50EBZ | BOARD EVAL FOR AD9277 |
| RSC15DRXN | CONN EDGECARD 30POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11040KDBEVKIT# | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX5135/11040/11612 Eval Kit w/ FMC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11040KEVKIT | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:MAX11040K Evaluation Kit/Daughterboard |
| MAX11040KEVKIT# | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX5135/11040/11612 Eval Kit w/ FMC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11040KGUU | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs |
| MAX11040KGUU/GG8 | 制造商:Maxim Integrated Products 功能描述:24-BIT, 4-CHANNEL, SIMULTANEOUS-SAMPLING, CASCADABLE, SIGMA- - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。