- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86836PMT2 (FUJITSU LTD) 32-bit Embedded Controller PDF資料下載
參數(shù)資料
| 型號： | MB86836PMT2 |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-bit Embedded Controller |
| 中文描述： | 32-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 65/82頁 |
| 文件大?。?/td> | 1373K |
| 代理商： | MB86836PMT2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MB86830 Series
65
(11)Bus Width/Cacheable Register (BWCR)
bit
→
31
24
23 22
ASI
=
0x01, Address
=
0x0000016C
H
9
8
7
6
5
bit 31 to bit 24
bit 23,bit 21,bit 19,bit 17,bit 15,bit 13
bit 22,bit 20,bit 18,bit 16,bit 14,bit 12
bit 11 to bit 10,bit 9 to bit 8,bit 7 to bit 6,bit 5 to bit 4,
bit 3 to bit 2
bit 1 to bit 0
:Reserved [“0”Write, Don’t care for read]
:Internal/External Cacheable (0
=
External, 1
=
Internal)
:Cacheable (0
=
cacheable, 1
=
noncacheable)
:Bus Width Control bit
:Reserved [“0”Write, Don’t care for read]
(12)DRAM Refresh Timer Register (REFTMR)
bit
→
31 30
ASI
=
0x01, Address
=
0x00000174
H
16 15
bit 31
bit 30 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 0
:Timer Value (RST
=
0xffff)
:Test Mode [“0“Write, Don’t care for read]
(13)DRAM Refresh Timer Pre-load (DRLD)
bit
→
31 30
ASI
=
0x01, Address
=
0x00000178
H
bit 31
bit 30 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 0
:Timer Pre-load Value (RST
=
0xffff)
:3 Cycle Mode (On
=
1, Off
=
0, RST
=
0)
(14)Ancillary Version Register (VER2)[Read only]
bit
→
31
ASI
=
0x01, Address
=
0x00020000
H
bit 31 to bit 16 :Reserved [Don’t care for read]
bit 15 to bit 0
:Version
(MB86831:Value
=
0, MB86832:Value
=
1, MB86833:Value
=
2, MB86834:Value
=
3,
MB86835:Value
=
4, MB86836:Value
=
1)
(15)Sleep Mode Register (SLPMD)[Write only]
bit
→
31
ASI
=
0x01, Address
=
0x00020004
H
bit 31 to bit 1
bit 0
:Reserved
:Sleep Mode (On
=
1, Off
=
0, RST
=
0)
21 20 19 18 17 16 15 14
13 12
11 10
4
3
2
1
0
Reserved
CS5
CS4
CS3
CS2
CS1
CS0
CS5
CS4
CS3
CS2
CS1
0
Reserved
Timer Value
16 15
0
Reserved
Timer Pre-load Value
16 15
0
Reserved
Version
1
0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86941PFV | Peripheral LSI for SPARClite |
| MB86941 | Peripheral LSI for SPARClite |
| MB86942 | Peripheral LSI for SPARClite |
| MB86942PFV | Peripheral LSI for SPARClite |
| MB86960 | NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86930-30ZF-G-BND | 制造商:FUJITSU 功能描述: |
| MB86941 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86941PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86942 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86942PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。