參數(shù)資料
型號(hào): MB86836PMT2
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 32-bit Embedded Controller
中文描述: 32-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP144
封裝: 20 X 20 MM, PLASTIC, LQFP-144
文件頁數(shù): 77/82頁
文件大小: 1373K
代理商: MB86836PMT2
MB86830 Series
77
The Request Sense Register may contain “1” when the Trigger Mode is changed. Therefore, issue “Request
Clear” before canceling interrupt masks.
The interrupt controller (IRC) and DRAM controller registers cannot be accessed until CS3# becomes“L”.
(9)Cache Invalidate Register
When the caches are off, write to the Cache Invalidate Register.
(10)Internal Clock Control/Status Register
To change clock multiplication by setting the CE bit in the internal clock control/status register to “1”, input the “L”
pulse to the WKUP# pin at least 4000 CLKIN after entering the sleep mode.
相關(guān)PDF資料
PDF描述
MB86941PFV Peripheral LSI for SPARClite
MB86941 Peripheral LSI for SPARClite
MB86942 Peripheral LSI for SPARClite
MB86942PFV Peripheral LSI for SPARClite
MB86960 NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86930-30ZF-G-BND 制造商:FUJITSU 功能描述:
MB86941 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite
MB86941PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite
MB86942 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite
MB86942PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite