- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69019 > MB89P195APF-201 8-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB89P195APF-201 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | 8.60 X 17.75 MM, 1.27 MM PITCH, PLASTIC, SOP-28 |
| 文件頁(yè)數(shù)： | 66/256頁(yè) |
| 文件大?。?/td> | 1811K |
| 代理商： | MB89P195APF-201 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)
8-10 Chapter 8 8-bit Serial I/O
MB89190/190A series
Table 8-4-1 Function of Each Bit of Serial Mode Register (SMR)
Bit name
Function
Bit 7
SIOF:
Interrupt request
flag bit
This bit is set to 1 when 8-bit serial data is input/output during serial I/O
operation. An interrupt request is output when this bit and the interrupt request
enable bit (SIOE) are 1.
When 0 is written to this bit, it is cleared.
When 1 is written to this bit, it is not affected and does not change.
Bit 6
SIOE:
Interrupt request
enable bit
Enables/disables interrupt request output to CPU. An interrupt request is output
when this bit and the interrupt request flag bit (SIOF) are 1.
Bit 5
SCKE:
Shift clock output
enable bit
Controls shift clock I/O
When this bit is 0, the P30/SCK pin functions as a shift clock input pin. When
this bit is 1, the P30/SCK pin functions as a shift clock output pin.
Note: To use the P30/SCK pin as the shift clock input, it must be set to the input
port. Select the external shift clock using the shift clock selection bit (CKS1,
CKS0 = 11B).
To use the pin as the shift clock output (SCKE = 1), select the internal shift
clock (CKS1, CKS0 = other than 11B).
Remark: When the shift clock output is enabled (SCKE = 1), the pin functions as a
SCK output pin irrespective of the state of the general-purpose port
(P30).
When using the pin as a general-purpose port (P30), set the pin as the
shift clock input (SCKE = 0).
Bit 4
SOE:
Serial data output
enable bit
When this bit is 0, the P31/SO pin functions as a general-purpose port (P31).
When this bit is 1, the pin functions as the serial data output pin (SO).
Remark: When the serial data output is enabled (SOE = 1), the pin functions as a
SO pin irrespective of the state of the general-purpose port (P31).
Bit 3
Bit 2
CKS1,CKS0:
Shift clock
selection bits
One shift clock is selected from three internal shift clocks and one external shift
clock.
When these bits are other than 11
B, an internal shift clock is selected; and if the
shift clock output enable bit (SCKE) is 1, the shift clock is output from the SCK
pin.
When these bits are 11
B, the external shift clock is selected; and if the pin is set
to the shift clock input, the shift clock is input from the SCK pin.
Bit 1
BDS:
Transfer direction
selection bit
Selects whether to transfer serial data starting at least significant bit (LSB first;
BDS = 0) or at most significant bit (MSB first; BDS = 1).
Note: When this bit is rewritten after writing data to the serial data register (SDR) to
change the places between the higher order and lower order of the data at
reading and writing to the SDR register, the data is invalid.
Bit 0
SST: Serial I/O
transfer start bit
Controls transfer start and transfer enable of serial I/O. This bit can also
determine the completion of the transfer.
When 1 is written to this bit when the internal shift clock is selected (CKS1, CKS0
= other than 11B), the shift clock counter is cleared and transfer is started.
When 1 is written to this bit when the external shift clock is selected (CKS1,
CKS0 = 11B), transfer is enabled, the shift clock counter is cleared, and the
external shift clock input wait state occurs.
When the transfer is completed, this bit is cleared to 0, and the SIOF bit is set to
1.
When 0 is written to this bit during transfer (SST = 1), transfer is suspended.
When transfer is suspended, it is necessary to reset the SDR register on the data
output side and resume the transfer on the data input side (clearing shift clock
counter).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB89P195AP-201 | 8-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, PDIP28 |
| MB89P195PF-100 | 8-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, PDSO28 |
| MB89P558A-201PFV | 8-BIT, OTPROM, 12.5 MHz, MICROCONTROLLER, PQFP100 |
| MB89P558A-201PFT | 8-BIT, OTPROM, 12.5 MHz, MICROCONTROLLER, PQFP100 |
| MB89P558A-202PFV | 8-BIT, OTPROM, 12.5 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB89P195P-101 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89P195PF-101 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89P1A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89P475 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89P475-101PFM | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。