參數(shù)資料
型號: MB90F57APMT
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, MICROCONTROLLER, PQFP120
封裝: PLASTIC, LQFP-120
文件頁數(shù): 132/133頁
文件大?。?/td> 2509K
代理商: MB90F57APMT
MB90570 Series
98
(15) I2C Timing
(AVCC = VCC = 2.7 V to 5.5 V, AVSS = VSS = 0.0 V, TA = –40
°C to +85°C)
Notes: “m” and“n” in the above table represent the values of shift clock frequency setting bits (CS4-CS0) in the
clock control register “ICCR”. For details, refer to the register description in the hardware manual.
tDOSUO represents the minimum value when the interrupt period is equal to or greater than the SCL “L” width.
The SDA and SCL output values indicate that that rise time is 0 ns.
Parameter
Symbol
Pin name
Condition
Value
Unit
Remarks
Min.
Max.
Internal clock cycle time tCP
62.5
666
ns
All products
Start condition output
tSTAO
SDA,SCL
tCP
×m×n/2-20 tCP×m×n/2+20 ns
Only as master
Stop condition output
tSTOO
tCP(m
×n/
2+4)-20
tCP(m
×n/
2+4)+20
ns
Start condition detection tSTAI
3tCP+40
ns
Only as slave
Stop condition detection tSTOI
3tCP+40
ns
SCL output “L” width
tLOWO
SCL
tCP
×m×n/2-20 tCP×m×n/2+20 ns
Only as master
SCL output “H” width
tHIGHO
tCP(m
×n/
2+4)-20
tCP(m
×n/
2+4)+20
ns
SDA output delay time
tDOO
SDA,SCL
2tCP-20
2tCP+20
ns
Setup after SDA output
interrupt period
tDOSUO
4tCP-20
ns
SCL input “L” width
tLOWI
SCL
3tCP+40
ns
SCL input “H” width
tHIGHI
tCP+40
ns
SDA input setup time
tSUI
SDA,SCL
40
ns
SDA input hold time
tHOI
0—
ns
相關(guān)PDF資料
PDF描述
MB90F897YPMT 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP48
MB90F922NCSPMC MICROCONTROLLER, PQFP120
MB90F922NCPMC MICROCONTROLLER, PQFP120
MB90F924NCPMC MICROCONTROLLER, PQFP120
MB90F946APF MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F583BPFR-GE1 制造商:FUJITSU 功能描述:
MB90F583BPMC-GE1 制造商:FUJITSU 功能描述:
MB90F583CAPFR-GE1 制造商:FUJITSU 功能描述:
MB90F591GPFR-GE1 制造商:FUJITSU 功能描述:
MB90F594APFR-GE1 制造商:FUJITSU 功能描述: