參數(shù)資料
型號(hào)： MB90F897S
廠商： Fujitsu Limited
英文描述： 10-Bit Buffers/Drivers With 3-State Outputs 28-LCCC -55 to 125
中文描述： 16位微控制器專有
文件頁(yè)數(shù)： 53/78頁(yè)
文件大?。?/td> 746K
代理商： MB90F897S
MB90895 Series
53
13. Address Matching Detection Function Outline
The address matching detection function checks if an address of an instruction to be processed next to a currently-
processed instruction is identical with an address specified in the detection address register. If the addresses
match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction,
and process branches to the interrupt process program. Using INT9 interrupt, this function is available for
correcting program by batch processing.
Address matching detection function outline
An address of an instruction to be processed next to a currently-processed instruction of the program is always
retained in an address latch via internal data bus. By the address matching detection function, the address
value retained in the address latch is always compared with an address specified in detection address setting
register. If the compared address values match with each other, an instruction to be processed next by CPU
is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with
interrupt permission bit. Generation of interrupt, which is caused by address matching between the address
retained in address latch and the address specified in address setting register, is permitted and prohibited on
a register-by-register basis.
Address matching detection function block diagram
Address latch
Retains address value output to internal data bus.
Address detection control register (PACSR)
Specifies if interrupt is permitted or prohibited when addresses match with each other.
Detection address setting (PADR0, PADR1)
Specifies addresses to be compared with values in address latch.
PADR0
24bit
AD1E
AD0E
PACSR
PADR1
24bit
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Address latch
Detection address setting register 0
Detection address setting register 1
INT9 instruction
(generate INT9 interrupt)
Address detection control register (PACSR)
Reserved: Be sure to set to “0.”
I
C
相關(guān)PDF資料
PDF描述
MB90F897SPMT 10-Bit Buffers/Drivers With 3-State Outputs 24-CDIP -55 to 125
MB90M405 Octal Edge-Triggered D-type Flip-Flops With Clear 20-CFP -55 to 125
MB90M407 Octal Edge-Triggered D-type Flip-Flops With Clear 20-LCCC -55 to 125
MB90M408 Octal Edge-Triggered D-type Flip-Flops With Clear 20-CDIP -55 to 125
MB90MV405 F2MC-16LX FAMILY 16-BIT MICROCONTROLLERS HARDWARE MANUAL ABSTRACTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F897SPMCR-GSE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 16BIT 16LX 64K FLASH 48LQFP 制造商:FUJITSU 功能描述:MCU, 16BIT, 16LX, 64K FLASH, 48LQFP 制造商:FUJITSU 功能描述:IC, 16BIT MCU, F2MC-16LX, 16MHZ, LQFP-48, Controller Family/Series:F2MC-16LX, Core Size:16bit, No. of I/O's:36, Supply Voltage Min:3.5V, Supply Voltage Max:5.5V, Digital IC Case Style:LQFP, No. of Pins:48, Program Memory Size:64KB , RoHS Compliant: Yes 制造商:FUJITSU 功能描述:MCU, 16BIT, 16LX, 64K FLASH, 48LQFP, Controller Family/Series:F2MC-16LX, Core Si
MB90F947APFR-GS-SPE1 制造商:FUJITSU 功能描述:
MB90F962SPMCR-GE1 制造商:FUJITSU 功能描述:IC MCU 16BIT 16LX 48LQFP
MB90F962SPMCR-G-JNE1 制造商:FUJITSU 功能描述:
MB90V340A-102CR 制造商:FUJITSU 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*