參數(shù)資料
型號: MB91302APFF-G-XXX-BNDE1
元件分類: 微控制器/微處理器
英文描述: 32-BIT, MROM, 68 MHz, RISC MICROCONTROLLER, PQFP144
封裝: 0.40 MM PITCH, PLASTIC, LQFP-144
文件頁數(shù): 60/140頁
文件大?。?/td> 2841K
代理商: MB91302APFF-G-XXX-BNDE1
MB91301 Series
26
DS07-16502-4E
R15 (General purpose register)
When any of the following instructions is executed, the SSP* or USP* value is not used as R15, resulting in an
incorrect value written to memory.
* : R15 is a virtual register. When a program attempts to access R15, the SSP or USP is accessed depending
on the status of the “S” flag as an SP flag. When coding the above ten instructions using an assembler,
specify a general-purpose register other than R15.
RETI instruction
Please do not neither control register of the instruction cache nor the data access to RAM of the instruction
cache immediately before the instruction of RETI.
Notes on the PS register
Since some instructions manipulate the PS register earlier, the following exceptions may cause the interrupt
handler to break or the PS flag to update its display setting when the debugger is being used. As the microcon-
troller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs oper-
ations before and after the EIT as specified in either case.
The following operations may be performed when the instruction immediately followed by a DIV0U/DIV0S
instruction is (a) halted by a user interrupt or NMI, (b) single-stepped, or (c) breaks in response to a data
event or emulator menu:
(1) D0 and D1 flags are updated earlier.
(2) The EIT handler (user interrupt/NMI or emulator) is executed.
(3) Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are
updated to the same values as those in (1) above.
The following operations are performed when the ORCCR/STILM/MOV Ri and PS instructions are executed
to enable interruptions when a user interrupt or NMI trigger event has occurred.
(1) The PS register is updated earlier.
(2) The EIT handler (user interrupt/NMI or emulator) is executed.
(3) Upon returning from the EIT, the above instructions are executed and the PS register is updated to the
same value as that in (1) above.
A/D converter
When the device is turned on or returns from a reset or stop, it takes time for the external capacitor to be charged,
requiring the A/D converter to wait for at least 10 ms.
Watchdog timer
The watchdog timer function of this model monitors that a program delays a reset within a certain period of time
and resets the CPU if the program fails to delay it, for example, because the program runs out of control. Once
the watchdog timer function is enabled, therefore, the watchdog timer continues to operate until a reset takes
place.
An exception, for example during stop, sleep and DMA transfer modes, is the automatic delaying of a reset under
a condition in which the CPU stops program execution.
Note, however, that a watchdog reset may not occur in the above state caused when the system runs out of
control. If this is the case, use the external INIT pin to cause a reset (INIT) .
AND
R15, @Ri
ANDH
R15, @Ri
ANDB
R15, @Ri
OR
R15, @Ri
ORH
R15, @Ri
ORB
R15, @Ri
EOR
R15, @Ri
EORH
R15, @Ri
EORB
R15, @Ri
XCHB
@Rj, R15
相關(guān)PDF資料
PDF描述
MB91302APFF-G-020-BNDE1 32-BIT, MROM, 68 MHz, RISC MICROCONTROLLER, PQFP144
MB91302APFF-G-001-BNDE1 32-BIT, MROM, 68 MHz, RISC MICROCONTROLLER, PQFP144
MB92411-33CR 4 CHANNEL(S), 33 MHz, DMA CONTROLLER, CPGA179
MB95108AHPFM 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64
MB95108AHPFV 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91302APM1R-G-020-BNDE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:IC MCU 32BIT FR60 144LQFP 制造商:FUJITSU 功能描述:IC, MCU, 32BIT, FR60, 144LQFP
MB91302APM1R-G-020-JNE1 制造商:FUJITSU 功能描述:
MB91305 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller
MB91305PMC 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller
MB91306RPFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Microcontroller