- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376152 > MC3110 (Electronic Theatre Controls, Inc.) Pilot⑩ Motion Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MC3110 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Pilot⑩ Motion Processor |
| 中文描述： | 試點(diǎn)⑩運(yùn)動(dòng)處理器 |
| 文件頁數(shù)： | 70/81頁 |
| 文件大?。?/td> | 1078K |
| 代理商： | MC3110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
MC3110 Technical Specifications
70
7.6
16-bit Serial DAC Interface
The following schematic shows an interface circuit between the MC3110 and a dual 16-bit serial
DAC.
Comments on Schematic
The 16 data bits from the CP chip are latched in the two 74H165 shift registers when the CP writes
to address 400x hex, and the address bits A1 and A2 are latched in the 2 DLAT latches and decoded
by the 138 CPU cycle. The fed-back and-or gate latches, the decoded WRF, and the next clock will
clear the 1
st
sequencer flop DFF3. This will disable the WRF latch and the second clock will clear
the second DFF3 flop, forcing DACWRN low, and setting the first flop since WRF will have gone
high. DACWRN low will clear the 74109, SHFTCNTN. The 4 bit counter, 74161, is also parallel
loaded to 0, and the counter is enabled by ENP going high. The counter will not start counting nor
the shift register start shifting until the clock after the DACWRN flop sets since the load overrides
the count enable. When the DACWR flop is set the shift register will start shifting and the counter
will count the shifts. After 15 shifts CNT15 from the counter will go high and the next clock will set
the DACLAT flop and set the SHFTCNTN flop. This will stop the shift after 16 shifts and assert
L1 through L4 depending on the address stored in the latch. The 16th clock also was counted
causing the counter to roll over to 0 and CNT15 to go low. The next clock will therefore clear the
DACLAT flop causing the DAC latch signal L1 through L4 to terminate and the 16 bits of data to be
latched in the addressed DAC. The control logic is now back in its original state waiting for the next
write to the DACs by the CP. SERCK is a 10MHz clock, the 20MHz CP clock divided by 2, since
the AD1866 DACs will not run at 20MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC34063AN | DC-DC Converter Control Circuits |
| MC3448AL | IEEE-488 QUAD BIDIRECTIONAL TRANSCEIVER |
| MC3510 | ECONOLINE: RSZ/P - 1kVDC |
| MC3750 | MC3750 |
| MC380A2 | MC380A2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC3110L | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC3111F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC3111L | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC3112F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC3112L | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。