- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05J3CP (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05J3CP |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 49/92頁 |
| 文件大?。?/td> | 912K |
| 代理商： | MC68HC05J3CP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
MC68HC05J3
MOTOROLA
7-3
RESETS AND INTERRUPTS
7
7.2
Functions affected by reset
When processing stops within the MCU for any reason, i.e. power-on reset, external reset or the
execution of a STOP or WAIT instruction, various internal functions of the MCU are affected.
Table 7-1 shows the resulting action of any type of system reset, but not necessarily in the order
in which they occur.
7.3
Interrupts
The MCU can be interrupted by four different sources, three maskable hardware interrupts and
one non-maskable software interrupt:
External signal on the IRQ pin
Core timer
16-bit programmable timer
Software interrupt instruction (SWI)
Interrupts cause the processor to save the register contents on the stack and to set the interrupt
mask (I-bit) to prevent additional interrupts. The RTI instruction (ReTurn from Interrupt) causes the
register contents to be recovered from the stack and normal processing to resume. While
executing the RTI instruction, the interrupt mask bit (I-bit) will be cleared providing the
corresponding enable bit stored on the stack is zero, i.e. the interrupt is disabled.
Table 7-1 Effect of RESET, POR, STOP and WAIT
Function/effect
RESET
POR
WAIT
STOP
16-bit timer prescaler set to zero
x
-
16-bit timer counter set to $FFFC
x
-
All timer enable bits cleared (disable)
x
-
Data direction registers cleared (inputs)
x
-
Stack pointer set to $00FF
x
-
Force internal address bus to restart
x
-
Vector $0FFE, $0FFF
x
-
Interrupt mask bit (I-bit in CCR) set
x
-
Interrupt mask bit (I-bit in CCR) cleared
-
x
Reset STOP latch
x
-
Reset IRQ latch
x
-
Reset WAIT latch
x
-
Oscillator disabled for 4064 cycles
-
x
-
x
Timer clock cleared
-
x
-
x
Watchdog counter reset
x
TPG
50
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05J3DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J3CDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05JB3DW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05JB3JDW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05JB3JP | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J3DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J3P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J5A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
| MC68HC05J5ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
| MC68HC05J5AJDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。